
BURR-BROWN Integrated Circuits Data Book Supplement







Operational Amplifiers
Instrumentation Amplifiers
Isolation Amplifiers
Analog Circuit Functions
Military Products

A/D Converters D/A Converters Sample/Hold Converters Multiplexers Power Supplies



MODEL INDEX

Model	Page	Model	Page	Model	Page	Model	Page
AD515	1-153	DIV100	4-7	OPA602	23	VFC320/BS900	0 13-19
ADC10HT			260	OPA605		XTR100	
ADC71			2-7	OPA606		XTR101	
ADC72			00 13-11	OPA606 DIE .		XTR101KP	
ADC73			11-18	OPA633		XTR110	
ADC76JG/KG			200	OPA2111		XTR110 DIE	
ADC76AM/BM/JN			2-18	OPA2111 DIE.		100MS	
ADC80				OPA2111KP		546	
ADC80H			42	OPA8780/883		550	
ADC80MAH12			2-26	OPA8785/883		551	
ADC84			2-36	PCI-3000		552	
ADC85			45	PCI-20000		553	
ADC85H			2-46	PCM52		554	
ADC87/883B			53	PCM53JG		556	
ADC87H			57	PCM53JP		558	
ADC574			12-61	PCM54		560	
ADC600			3-6	PCM55		561	
ADC674			68	PCM56			
ADC074			68			562	
ADC803			4-15	PCM75		700	
ADC804			16-5	PGA100		710	
DAC10HT			8-3	PGA102 PGA200		722	
DAC63			9-3				
				PGA201		3329/03	
DAC70 DAC71			9-10	PSB100		3450	
			9-3	PWR1XX		3451	
DAC71-CCD			9-10	PWR2XX		3452	
DAC72			9-17	PWR3XX		3455	
DAC73 DAC74			9-24	PWR4XX		3500	
			4-23	PWR5XX		3500/883B	
DAC80-CBI			00013-12	PWR6XX		3507J	
DAC80-CCD			4-31	PWR7XX		3508J	
DAC80P			4-38	PWR8XX		3510	
DAC82		Microcompu		PWR70		3510VM/883B.	
DAC85			is 16-2	PWR71		3521	
DAC87/883B			ıls 16-1	PWR72		3522	
DAC87-CBI-I			1-9	PWR74		3523	
DAC90			1-13	PWR1017		3527	
DAC700			1-17	PWR5038		3528	
DAC701			00 13-13	PWR5104		3550	
DAC702			11-22	PWR5105		3551	
DAC702/BS900			1-29	PWS725		3553	
DAC703 DAC703/BS900			1-17	PWS726		3554	
DAC703/883B			0013-14	REF10		3571	
DAC705			11-24	REF101 SCADAR		3572	
DAC706			1-33	SDM854		3573 3580	
DAC707			1-33	SDM856		3581	
DAC707JP			1-45	SDM857		3582	
DAC708			1-49	SDM862		3583	
DAC709			3 12-74	SDM863		3584	
DAC710			3 12-74	SHC76		3606	
DAC710			1-53	SHC85		3627	
DAC729			000 13-15	SHC298AM		3650	
DAC736			11-26	SHC600		3652	
DAC800			1-63	SHC803		3656	
DAC811			210	SHC804		4023/25	
DAC811 DIE			1-67	SHC5320			4-82
DAC811JU/KU			000 13-16	TM2500		4115/04	
DAC812			1-73	TM2700		4127	
DAC850		OPA156		UAF11		4203	
DAC851		OPA356		UAF21		4204	
DAC870/883B .			1-87	UAF41			
DAC1200			1-95	VFC32		4206 4213	
DAC1201				VFC32/BS900			
DAC1600			5	VFC32/BS900		4213/BS9000	
DAC7541			1-103	VFC32/883B .		4213/883B	
DAC7545			3 222	VFC42		4214 4302	
DAC7700 DIE			1-111	VFC52		4340	
DAC7701 DIE			1-116	VFC62		4340	
DAC8012				VFC62/BS900		4423	
Data Communic				VFC100		7720	
Devices			3 12-94	VFC320		<i>DSPlay</i> ™ Burr-E	Brown Corp
		2				Donay Dull-E	JOWN COIP.



SUPPLEMENT TO INTEGRATED CIRCUITS DATA BOOK

Burr-Brown Corporation • International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 USA Telephone: 602-746-1111 • Telefax: 602-746-7357 • TWX 910-952-1111 • Telex: 66-6491 BURRBROWN ATU • Cable: BBRCORP

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



INTRODUCTION

This supplement to the Burr-Brown Integrated Circuits Data Book contains product data sheets on new products that have been developed and introduced since the Data Book was published. Product lines such as Operational, Instrumentation, and Isolation Amplifiers, Analog-to-Digital and Digital-to-Analog Converters, Military Products, Modular Power Supplies, Data Entry and Display Terminals, Microcomputer I/O Systems, and Data Acquisition Components are represented.

The Model Index list on the inside of the front cover refers to models and page numbers in both the Data Book and this supplement. Products in this supplement are set in bold type.

A Selection Guide beginning on page iii contains a summary of performance characteristics of all products in both the Data Book and this supplement.

A complete list of all Burr-Brown offices and sales representatives can be found on the inside of the back cover. If you have questions on any of our products please contact the nearest Burr-Brown office or sales representative.



SELECTION GUIDE HIGH PERFORMANCE OPERATIONAL AMPLIFIERS

GENERAL PURPOSE

These moderately priced FET and bipolar op amps offer good performance over a wide range of parameters. These are good

options when a special function op amp is not required. You can be confident that Burr-Brown's quality and reliability are inherent in their design.

					GENE	RAL PUI	RPOSE					
			Voltage, nax	Bias Current	Open		uency conse					
		At 25°C.	Temp Drift,	(25°C),	Gain,	Unity Gain	Slew Rate	100	ated ut, min	Temp		
Description	Model	(±mV)	(±µV/°C)	(nA)	(dB)	(MHz)	(V/µsec)	(±V)	(±mA)	Range ⁽¹⁾	Package	Page
Low Power	OPA21GZ OPA21EZ	0.5 0.1	5 1	50 25	114 120	0.3 0.3	0.2 0.2	13.6 13.7	1.3 1.4	Ind Ind	DIP DIP	1-13 1-13
Switchable Input	OPA201AG OPA201BG OPA201CG OPA201SG	0.5 0.2 0.1 0.2	5 2 1 2	50 40 25 40	114 114 120 114	0.5 0.5 0.5 0.5	0.1 0.1 0.1 0.1	13.5 13.5 13.5 13.5	5 5 5 5	Com Com Com MIL	DIP DIP DIP DIP	1-87 1-87 1-87 1-87
Low Cost FET	OPA121KP* OPA121KM	3 2	10 10	±0.010 ±0.005	106 110	2 2	2 2	10 10	5 5	Com Com	DIP TO-99	1-67 1-67
Wide Temp Range	OPA11HT	5	5 ⁽²⁾	±25	94	12.0	7.0	10	15	-55°C to +175°C	TO-99	1-9
	OPA27HT	0.05	0.25 ⁽²⁾	1μΑ	120	6	1.9	12	16 ⁽²⁾	−55°C to +200°C	TO-99	1-29
	ОРА37НТ	0.05	0.25(2)	1μΑ	120	36	11.9	12	16 ⁽²⁾	-55°C to +200°C	TO-99	1-29
	OPA111HT	0.5	8 ⁽²⁾	0.002	114	2	2	10	5	−55°C to +200°C	TO-99	1-63

NOTES: (1) Com = 0 to $+70^{\circ}$ C; Ind = -25° C to $+85^{\circ}$ C; MIL = -55° C to $+125^{\circ}$ C. (2) Typical.

LOW DRIFT

Low offset voltage drift vs temperature performance in both FET and bipolar input types is obtained by our sophisticated drift compensation techniques. First, the drift is measured and then special laser trim techniques are used to minimize the drift and the initial offset voltage at 25°C. Finally, "max drift" performance is retested for conformance with specifications.

					LOW	RIFT (≤	5μV/°C)					
		40.00	Voltage, nax	Bias Current	Open		uency ponse					
		At 25°C	Temp Drift	(25°C),	Gain,	Unity	Slew Rate		ated ut, min	Temp		
Description	Model	(±mV)	(±μV/°C)	(nA)	(dB)	(MHz)	(V/µsec)	(±V)	(±mA)	Range ⁽¹⁾	Package	Page
FET	OPA111AM*	0.5	5	±0.002	114	2	2	11	5	Ind	TO-99	1-53
	OPA111BM	0.25	1	±0.001	120	2	2	11	5	Ind	TO-99	1-53
	OPA111SM	0.5	5	±0.002	114	2	2	11	5	MIL	TO-99	1-53
Wideband	OPA156AM	2	5	0.05	94	6	14	10	5	MIL	TO-99	1-81
	OPA356AM	2	5	0.05	94	6	14	10	5	Com	TO-99	1-81
	OPA606LM	0.5	5	±0.01	100	13	35	12	5	Com	TO-99	1-135
Dual FET	OPA2111BM*	0.5	2.8	±0.004	114	2	2	11	5	Ind	TO-99	1-143
Bipolar	OPA27A*	0.025	0.6	±40	120	8	1.9	12	16.6	MIL	TO-99, DIP	1-17
	OPA37A*	0.025	0.6	±40	120	63 ⁽²⁾	11.9	12	16.6	MIL	TO-99, DIP	1-17
	OPA27B	0.060	1.3	±55	120	- 8	1.9	12	16.6	MIL	TO-99, DIP	1-17
	OPA37B	0.060	1.3	±55	120	63 ⁽²⁾	11.9	12	16.6	MIL	TO-99, DIP	1-17
	OPA27C	0.100	1.8	±80	117	8	1.9	12	16.6	MIL	TO-99, DIP	1-17
	OPA37C	0.100	1.8	±80	117	63 ⁽²⁾	11.9	12	16.6	MIL	TO-99, DIP	1-17
	OPA27E	0.025	0.6	±40	120	8	1.9	12	16.6	Ind	TO-99, DIP	1-17
	OPA37E	0.025	0.6	±40	120	63(2)	11.9	12	16.6	Ind	TO-99, DIP	1-17
	OPA27F	0.060	1.3	±55	120	8	1.9	12	16.6	Ind	TO-99, DIP	1-17
	OPA37F	0.060	1.3	±55	120	63(2)	11.9	12	16.6	Ind	TO-99, DIP	1-17
	OPA27G	0.100	1.8	±80	117	8	1.9	12	16.6	Ind	TO-99, DIP	1-17
	OPA37G	0.100	1.8	±80	117	63 ⁽²⁾	11.9	12	16.6	Ind	TO-99, DIP	1-17
	OPA27GP	0.100	1.8	±80	117	8	1.9	12	16.6	Com	DIP	1-17
	OPA37GP	0.100	1.8	±80	117	63 ⁽²⁾	11.9	12	16.6	Com	DIP	1-17
Low Power	OPA21EZ	0.1	1	25	120	0.3	0.2	13	5	Ind	DIP	1-13
	OPA21GZ	0.5	5	50	114	0.3	0.2	13	5	Ind	DIP	1-13

NOTES: (1) Com = 0 to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C. (2) Gain-bandwidth product for OPA37. $A_V = 5$ minimum.

^{*}Available in 20-pin ceramic leadless chip carriers.

LOW BIAS CURRENT

Our many years of experience in designing, manufacturing and testing FET amplifiers gives us unique abilities in providing low and ultra low bias current op amps. These amplifiers offer bias currents as low as 75fA (75 \times 10⁻¹⁵ amps) and low voltage drift as low as $1\mu V/^{\circ}C$. With offset voltage laser-trimmed to as low as $250\mu V$, the need for expensive trim pot adjustments is eliminated.

				LO	W BIAS	CURRE	NT (≤50p	A)				
			Voltage, nax	Bias Current	Open Loop		uency oonse					
Description	Model ⁽¹⁾	At 25°C, (±mV)	Temp Drift, (±μV/°C)	(25°C), max (pA)	Gain, min (dB)	Unity Gain (MHz)	Slew Rate (V/µsec)		ut, min	Temp Range ⁽²⁾	Package	Page
Premium Performance	OPA111AM* OPA111BM OPA111SM	0.5 0.25 0.5	5 1 5	±2 ±1 ±2	114 120 114	2 2 2	2 2 2	11 11 11	5 5 5	Ind Ind MIL	TO-99 TO-99 TO-99	1-53 1-53 1-53
Low Noise	OPA101AM OPA101BM OPA102AM OPA102BM	0.50 0.25 0.50 0.25	10 5 10 5	-15 -10 -15 -10	94 94 94 94	10 10 40 40	6.5 6.5 14 14	12 12 12 12	12 12 12 12	Ind Ind Ind Ind	TO-99 TO-99 TO-99 TO-99	1-33 1-33 1-33 1-33
Ultra-Low Bias Current	OPA128JM* OPA128KM OPA128LM OPA128SM	1 0.5 0.5 0.5	20 10 5 10	±0.300 ±0.150 ±0.075 ±0.150	94 110 110 110	1 1 1	3 3 3 3	10 10 10 10	5 5 5 5	Com Com Com MIL	TO-99 TO-99 TO-99 TO-99	1-73 1-73 1-73 1-73
Dual FET	OPA2111AM* OPA2111BM OPA2111SM OPA2111KM OPA2111KP	0.75 0.5 0.75 2 2	6 2.8 6 15	±8 ±4 ±8 ±15 ±15	110 114 110 106 106	2 2 2 2 2	2 2 2 2 2	11 11 11 11	5 5 5 5	Ind Ind MIL Com Com	TO-99 TO-99 TO-99 TO-99 DIP	1-143 1-143 1-143 38 38
Quad FET	OPA404AG* OPA404BG OPA404SG OPA404KP	1 0.75 1 2.5	3 ⁽⁴⁾ 3 ⁽⁴⁾ 3 ⁽⁴⁾ 5 ⁽⁴⁾	±8 ±4 ±8 ±12	88 92 88 88	6.4 6.4 6.4 6.4	35 35 35 35	11.5 12 11.5 11.5	5 5 5 5	Ind Ind MIL Com	DIP DIP DIP DIP	1-95 1-95 1-95 1
Low Cost	OPA121KM* OPA121KP	2 3	10 10	±5 ±10	110 106	2 2	2 2	11 11	5 5	Com Com	TO-99 DIP	1-67 1-67
Wideband	OPA602AM OPA602BM OPA602CM OPA602SM	1 0.5 0.25 0.5	15 5 2 5	10 2 1 2	75 88 92 88	6.5 6.5 6.5 6.5	20 24 28 24	10 10 10 10	15 15 15 15	ind ind ind MiL	TO-99 TO-99 TO-99	23 23 23 23
	OPA606KM OPA606LM OPA606SM OPA606KP	1.5 0.5 1.5 3	5 ⁽⁴⁾ 5 5 ⁽⁴⁾ 10 ⁽⁴⁾	±15 ±10 ±15 ±25	95 100 95 90	12.5 13 12.5 12	33 35 33 30	11 12 11 11	5 5 5 5	Com Com MIL Com	TO-99 TO-99 TO-99 DIP	1-135 1-135 1-135 1-135
Low Cost, Ultra-Low Bias Current	AD515JH AD515KH AD515LH	3 1 1	50 15 25	0.300 0.150 0.075	86 92 88	0.35 0.35 0.35	1 1 1	10 10 10	5 5 5	Com Com Com	TO-99 TO-99 TO-99	1-153 1-153 1-153

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. (2) Com = 0 to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C. (3) Gain-bandwidth product. (4) Typical.

LOW NOISE

Now both FET and bipolar input op amps are offered with guaranteed low noise specifications. Until now the designer had to

rely on "typical" specs for his demanding low noise designs. These fully characterized parts allow a truly complete error budget calculation.

				1.5	LOW NO	SE (Gua	ranteed	e _n)			44	3 13 13	
		Noise Voltage	Bias	Voltage may		Open		uency ponse					
		at	Current	Volta	ge, max	Loop	Gain	Slew		ited			
	1.542	10kHz, max	(25°C), max	At 25°C	Temp Drift	Gain, min	Band- width	Rate, min		ut, min	Temp Range		
Description	Model	(nV/√Hz)	(pA)	(±mV)	(±μV/°C)	(dB)	(MHz)	(V/µsec)	(±V)	(±mA)	(1)	Package	Page
Bipolar	OPA27A*	3.8	±40nA	0.025	0.6	120	8	1.7	12	16.6	MIL	TO-99, DIP	1-17
	OPA37A*	3.8	±40nA	0.025	0.6	120	63	11	12	16.6	MIL	TO-99, DIP	1-17
	OPA27B	3.8	±55nA	0.060	1.3	120	8	1.7	12	16.6	MIL	TO-99, DIP	1-17
	ОРА37В	3.8	±55nA	0.060	1.3	120	63	- 11	12	16.6	MIL	TO-99, DIP	1-17
	OPA27C	4.5	±80nA	0.100	1.8	117	8	1.7	12	16.6	MIL	TO-99, DIP	1-17
	OPA37C	4.5	±80nA	0.100	1.8	117	63	11	12	16.6	MIL	TO-99, DIP	1-17
	OPA27E	3.8	±40nA	0.025	0.6	120	8	11	12	16.6	Ind	TO-99, DIP	1-17
e, 10 10 10 10 10	OPA37E	3.8	±40nA	0.025	0.6	120	63	11	12	16.6	Ind	TO-99, DIP	1-17
	OPA27F	3.8	±55nA	0.060	1.3	120	8	1.7	12	16.6	Ind	TO-99, DIP	1-17
	OPA37F	3.8	±55nA	0.060	1.3	120	63	11	12	16.6	Ind	TO-99, DIP	1-17

*Available in 20-pin ceramic leadless chip carriers.

This table continued on next page.

				LO	W NOISE	Guaran	teed e _n)	(CONT)					
		Noise Voltage	Bias	1 2 1 1 1 1 1 T	ffset	Open		quency ponse					
		at	Current	Volta	ge, max	Loop	Gain	Slew	D,	ited			
		10kHz, max	(25°C), max	At 25°C	Temp Drift	Gain, min	Band- width	Rate, min	0.0	ut, min	Temp Range		
Description	Model	(nV/√Hz)	(pA)	(±mV)	(±μV/°C)	(dB)	(MHz)	(V/μsec)	(±V)	(±mA)	(1)	Package	Page
Bipolar	OPA27G	4.5	±80nA	0.100	1.8 1.8	117 117	8 63	1.7 11	12 12	16.6 16.6	Ind Ind	TO-99, DIP TO-99, DIP	1-17 1-17
	OPA37G	4.5	±80nA	0.100	1,8	117							
Wide Bandwidth	OPA101AM OPA101BM	8 8	-15 -10	0.5 0.25	10 5	94 94	20 20	5 5	12 12	12 12	Ind Ind	TO-99 TO-99	1-33 1-33
	OPA102AM	8	-15	0.5	10	94	40	10	12	12	Ind	TO-99	1-33
	OPA102BM	8	-10	0.25	5	94	40	10	12	12	Ind	TO-99	1-33
FET	OPA111AM*	8	±2	0.5	5	114	2	1	11	5	Ind	TO-99	1-53
	OPA111BM	8	±1	0.25	1	120	2	1	- 11	5	Ind	TO-99	1-53
	OPA111SM	8	±2	0.5	5	114	2	1	11	5	MIL	TO-99	1-53
	OPA606LM	13	±10	0.5	5	100	13	25	12	5	Com	TO-99	1-135
Low Cost	OPA27GP	4.5	±80nA	0.100	1.8	117	8	1.9(2)	10	16.6	Com	DIP	1-17
	OPA37GP	4.5	±80nA	0.100	1.8	117	63	11.9 ⁽²⁾	10	16.6	Com	DIP	1-17
Dual FET	OPA2111AM*	8	±8	0.75	6	110	2	1	11	5	Ind	TO-99	1-143
	OPA2111BM	8	±4	0.5	2.8	114	2	1,1	- 11	5	Ind	TO-99	1-143
	OPA2111SM	8	±4	0.75	6	110	2	1	- 11	5	MIL	TO-99	1-143
	OPA2111KM OPA2111KP	6 ⁽²⁾	±15 ±15	2 2	15 15	106 106	2 2	1	11 11	5 5	Com	TO-99 DIP	38 38

NOTES: (1) Ind = -25° C to $+85^{\circ}$ C, MIL = -55° C to $+125^{\circ}$ C, Com = 0° C to $+70^{\circ}$ C. (2) Typical.

UNITY-GAIN BUFFER (Power Booster)

These versatile amplifiers: boost the output current capability of another amplifier; buffer an impedance that might load a critical

circuit; may be used inside the feedback loop of another op amp to form a current-boosted, composite amplifier. Currents as high as $\pm 100 \text{mA}$ are available with speeds of $2000 \text{V}/\mu\text{sec}$.

					JNITY-GAIN	BUFFER					
			ted	Fre	equency Resp	onse		Input		1 2 2 2	
		Outp	ut, min	-3dB	Full Power	Slew Rate	Gain	Impedance	Temp		
Description	Model	(±V)	(±mA)	(MHz)	BW (MHz)	(V/µsec)	(V/V)	(Ω)	Range ⁽¹⁾	Package	Page
High Performance	3553AM	10	200	300	32	2000	≈1	10 ¹¹	Ind	TO-3	1-184
Low Cost	OPA633AH	10	80	275	65	1000	≈1	10 ⁶	Ind	TO-8	29
	OPA633SH	10	80	275	65	1000	≈1	10 ⁶	MIL	TO-8	29
	OPA633KP	10	80	275	65	1000	≈1	10 ⁶	Com	DIP	29

NOTES: (1) Ind = -25° C to $+85^{\circ}$ C, MIL = -55° C to $+125^{\circ}$ C, Com = 0° C to $+70^{\circ}$ C.

WIDE BANDWIDTH

Design expertise in wideband circuits combines with our fully developed technology to create cost effective wideband op amps.

Burr-Brown high speed amplifiers also offer outstanding DC performance specifications.

				WIDE	BANDW	IDTH	(≥5MH:	<u>z</u>)					
		Frequency Res	sponse						Voltage,	Open			
		Gain Bandwidth	Slew Rate, min	ts ±0.1%	Com- pensa-	Outp	ited ut, min	At 25°C	Temp Drift	Loop Gain, min	Temp Range		
Description	Model ⁽¹⁾	(MHz)	(V/µsec)	(nsec)	tion	(±V)	(±mA)	(±mV)	(±μV/°C)	(dB)	(2)	Package	Page
FET	3554AM, (Q) 3554BM, (Q) 3554SM, (Q)	1700, A = 1000 1700, A = 1000 1700, A = 1000	1000 1000 1000	120 120 120	ext. ext. ext.	10 10 10	100 100 100	2 1 1	50 15 25	100 100 100	Ind Ind MIL	TO-3 TO-3 TO-3	1-188 1-188 1-188
	3551J 3551S, (Q)	50, A = 10 50, A = 10	250 250	400 400	ext. ext.	10 10	10 10	1	50 ⁽³⁾ 50 ⁽³⁾	88 88	Com MIL	TO-99 TO-99	1-180 1-180
	3550J 3550K 3550S, (Q)	10, A = 10 20, A = 1 10, A = 1	65 100 65	400 400 400	int. int. int.	10 10 10	10 10 10	1 1 1	50 ⁽³⁾ 50 ⁽³⁾ 50 ⁽³⁾	88 88 88	Com Com MIL	TO-99 TO-99 TO-99	1-176 1-176 1-176
Bipolar	3508J 3507J, (Q)	100, A = 100 20, A= 10	0 80	_ 200	ext. ext.	10 10	10 10	5 10	30 ⁽³⁾	98 83	Com	TO-99 TO-99	1-163 1-161

^{*}Available in 20-pin ceramic leadless chip carriers.

This table continued on next page.

Models in **boldface type** are found in this supplement; others are in the Burr-Brown *Integrated Circuits Data Book*.

		Frequency Res	ponse				- 1	Offset	Voltage,	Open		1	
A Company			Slew	477				п	nax	Loop			
	4 7 4 1 4	Gain	Rate,	ts	Com-		ited	At	Temp	Gain,	Temp		*
		Bandwidth	min	±0.1%	pensa-	-	ut, min	25°C	Drift	min	Range		
Description	Model ⁽¹⁾	(MHz)	(V/µsec)	(nsec)	tion	(±V)	(±mA)	(±mV)	(±μV/°C)	(dB)	(2)	Package	Page
FET	OPA156AM OPA356AM	6, A = 1 6, A = 1	10 10	1.5µsec 1.5µsec	int. int.	10 10	5 5	2	5 5	94 94	MIL Com	TO-99 TO-99	1-81 1-81
C	OPA602AM	6.5	20	600	int.	10	15	1	15	75	Ind.	TO-99	23
Advance	OPA602BM	6.5	24	600	int.	10	15	0.5	5	88	Ind.	TO-99	23
Information)	OPA602CM	6.5	28	600	int.	10	15	0.25	2	92	Ind.	TO-99	23
•	OPA602SM	6.5	24	600	int.	10	15	0.5	5	88	MIL	TO-99	23
	OPA605H	200, A=1000	300(3)	300	ext.	10	30	1	25	96 ⁽³⁾	Com	DIP	1-129
	OPA605A	200, A=1000	300(3)	300	ext.	10	30	1	25	96(3)	Ind	DIP	1-129
	OPA605K	200, A=1000	300(3)	300	ext.	10	30	0.5	5	96(3)	Com	DIP	1-129
	OPA605C	200, A=1000	300(3)	300	ext.	10	30	0.5	5	96 ⁽³⁾	Ind	DIP	1-129
	OPA606KM	12.5	22	1µsec	int.	11	5	1.5	5 ⁽³⁾	95	Com	TO-99	1-135
	OPA606LM	13	25	1µsec	int.	12	5	0.5	5 5 ⁽³⁾	100	Com	TO-99	1-135
	OPA606SM OPA606KP	12.5 12	22 20	1µsec 1µsec	int.	11	5	1.5	10(3)	95 90	MIL	TO-99 TO-99	1-135 1-135
Quad FET	OPA404AG	6.4	24	600	int.	11.5	5	1 0.75	3 ⁽³⁾	88	Ind	DIP	1-95
	OPA404BG	6.4	28	600	int.	11.5	5	0.75	3(3)	92	Ind	DIP	1-95
	OPA404SG OPA404KP	6.4 6.4	24 24	600 600	int.	11.5 11.5	5 5	2.5	5 ⁽³⁾	88 88	MIL	DIP DIP	1-95 1
							<u> </u>						
Low Noise	OPA27A*	8, A = 1 63, A = 5	1.7	- 1	int. ⁽⁴⁾ int. ⁽⁴⁾	12	16.6	0.025	0.6	120	MIL	TO-99, DIP	1-17
Bipolar	OPA37A* OPA27B	8, A = 5	11 1.7	-	int.	12	16.6 16.6	0.025	0.6 1.3	120 120	MIL	TO-99, DIP TO-99, DIP	1-17
	OPA37B	63, A = 5	11		int. ⁽⁴⁾	12	16.6	0.060	1.3	120	MIL	TO-99, DIP	1-17
	OPAS7B	8. A = 1	1.7		int. ⁽⁴⁾	12	16.6	0.100	1.8	117	MIL	TO-99, DIP	1-17
	OPA37C	63, A = 5	11		int. ⁽⁴⁾	12	16.6	0.100	1.8	117	MIL	TO-99, DIP	1-17
	OPA27E	8, A = 1	1.7		int.(4)	12	16.6	0.025	0.6	120	Ind	TO-99, DIP	1-17
	OPA37E	63, A = 5	11	_ :	int. ⁽⁴⁾	12	16.6	0.025	0.6	120	Ind	TO-99, DIP	1-17
	OPA27F	8, A = 1	1.7	_	int.(4)	12	16.6	0.060	1.3	120	Ind	TO-99, DIP	1-17
	OPA37F	63, A = 5	11	_	int. ⁽⁴⁾	12	16.6	0.060	1.3	120	Ind	TO-99, DIP	1-17
	OPA27G	8, A = 1	1.7	_	int. ⁽⁴⁾	12	16.6	0.100	1.8	117	Ind	TO-99, DIP	1-17
	OPA37G	63, A = 5	11		int. ⁽⁴⁾	12	16.6	0.100	1.8	117	Ind	TO-99, DIP	1-17
Low Noise	OPA101AM	20, A=100	5	2.5µsec	int.	12	12	0.5	10	94	Ind	TO-99	1-33
FET	OPA101BM	20, A=100	5	2.5µsec	int.	12	12	0.25	5	94	Ind	TO-99	1-33
	OPA102AM	40, A=100	10	1.5µsec	int.	12	12	0.5	10	94	Ind	TO-99	1-33
	OPA102BM	40, A=100	10	1.5µsec	int.	12	12	0.25	5	94	Ind	TO-99	1-33
Fast	OPA600UM	6000, A=1000	500	80	ext.	9	180	5	100	86	MIL	DIP	12-94
Settling	OPA600VM	6000, A=1000	500	80	ext.	9	180	4	20	86	MIL	DIP	12-94
	OPA600BM	5000, A = 1000	500	80	ext.	9	180	±5	±80	86	Ind	DIP	1-121
	OPA600CM	5000, A = 1000 5000, A = 1000	500 500	80 80	ext.	9	180	±4 ±5	±40 ±100	86 86	Ind MIL	DIP DIP	1-121
	OPA600SM OPA600TM	5000, A = 1000 5000, A = 1000	500	80	ext.	9	180	±5 ±4	±100	86	MIL	DIP	1-121
Unity-Gain	3553AM, (Q)	32	2000	- 55	- Uni	10	200	50	300(3)	NA NA	Ind	TO-3	1-184
Buffer	3333AM, (Q)	32				10	200	30	300	INA	ina	10-3	1-104
Low Cost	OPA27GP	8, A = 1	1.9(3)	-	int.	12	16.6	0.100	1.8	117	Com	DIP	1-17
	OPA37GP	63, A = 5	11.9 ⁽³⁾	_	int. ⁽⁴⁾	12	16.6	0.100	1.8	117	Com	DIP	1-17
Wide Temp	OPA27HT	6, A = 1	1.9	_	int.	12	16.6 ⁽³⁾	0.050	0.25(3)	120	−55°C	TO-99	1-29
Range	OPA37HT	36, A = 5	11.9	-	int. ⁽⁴⁾	12	16.6 ⁽³⁾	0.050	0.25(3)	120	to	TO-99	1-29
											+200°C		
	OPA11HT	12, A=1	4	1.5µsec	ext.	10	15	5 ⁽³⁾	5	98	-55°C	TO-99	1-9
											to		

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. (2) Com = 0 to $+70^{\circ}$ C, Ind = -25° C to $+85^{\circ}$ C, MIL = -55° C to $+125^{\circ}$ C. (3) Typical. (4) G = 5 min for OPA37.

*Available in 20-pin ceramic leadless chip carriers.

Models in **boldface type** are found in this supplement; others are in the Burr-Brown *Integrated Circuits Data Book*.

				HIC	SH VOLTAG	E-HIGH	CURREN	Т				
					Voltage, nax	Bias Current		uency oonse	Open			
		n	Output, nin	At 25°C,	Temp Drift,	(25°C), max	Unity Gain	Slew Rate	Loop Gain	Temp Range		
Description	Model ⁽¹⁾	(±V)	(±mA)	(±mV)	(±μV/°C)	(pA)	(MHz)	(V/µsec)	(dB)	(2)	Package	Page
High Power	OPA501AM	20	10A	10	65	40nA	1	1.35	94	Ind	TO-3	1-103
	OPA501BM	26	10A	5	40	20nA	1	1.35	98	Ind	TO-3	1-103
	OPA501RM	20	10A	10	65	40nA	1	1.35	94	MiL	TO-3	1-103
	OPA501SM	26	10A	5	40	20nA	1	1.35	98	MIL	TO-3	1-103
	OPA511AM	22	5A	10	65	40	1	1	91	Ind	TO-3	1-111
	OPA512BM	35	10A	6	65	30	4	2.5	110	Ind	TO-3	1-116
	OPA512SM	35	15A	3	40	20	4	2.5	110	MIL	TO-3	1-116
	OPA541AM	30	5A	10	40	50	1.6	8	90	Ind.	TO-3	9
	OPA541BM	35	5A	1	30	50	1.6	8	90	Ind.	TO-3	9
	OPA541SM	35	5A	1	30	50	1.6	8	90	MIL	TO-3	9
	3573AM	20	2A ⁽⁵⁾	10	65	40nA	1	2.6	94	Ind	TO-3	1-202
	3572AM	30	2A ⁽⁵⁾	2	40	-100	0.5	3	94	Ind	TO-3	1-196
	3571AM, (Q)	30	1A ⁽⁴⁾	2	40	-100	0.5	3	94	Ind	TO-3	1-196
Wideband	3554AM, (Q)	10	100	2	50	-50	1700 ⁽³⁾	1200	100	Ind	TO-3	1-188
	3554BM, (Q)	10	100	1	15	-50	1700(3)	1200	100	Ind	TO-3	1-188
	3554SM, (Q)	10	100	1	25	-50	1700 ⁽³⁾	1200	100	MIL	TO-3	1-188
High Voltage	3584JM. (Q)	145	15	3	25	-20	20(3)	150	126	Com	TO-3	1-214
	3583AM	140	75	3	25	-20	5	30	118	Ind	TO-3	1-210
	3583JM	140	75	3	25	-20	5	30	118	Com	TO-3	1-210
Been Speak of	3582J	145	15	3	25	-20	5	20	118	Com	TO-3	1-206
	3581J	70	30	3	25	-20	5	20	112	Com	TO-3	1-206
	3580J	30	60	10	30	-50	5	15	106	Com	TO-3	1-206
Advance {	OPA445BM	35	15	3	10	50	2	10	100	Ind	TO-99	5
Information (OPA445SM	35	15	1	10	50	2	10	100	MIL	TO-99	5
Booster	3553AM, (Q)	10	200	50	300 ⁽⁶⁾	-200	300	2000	NA	Ind	TO-3	1-184
	OPA633AH	10	80	15	33(6)	35µA	275 ⁽⁶⁾	1000	NA	Ind	TO-8	29
	OPA633SH	10	80	15	33 ⁽⁶⁾	35μA	275 ⁽⁶⁾	1000	NA	MIL	TO-8	29
	OPA633KP	10	80	15	33(6)	35µA	275(6)	1000	NA	Com	DIP	29

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. (2) Com = 0 to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C. (3) Gain-bandwidth product. (4) 2A peak. (5) 5A peak. (6) Typical.

INSTRUMENTATION AMPLIFIERS AND PROGRAMMABLE GAIN AMPLIFIERS

				INSTRUM	ENTATION	AMPLIFIERS					
			Gain			Input Pa	arameters	Dynamic			
Description	Model	Gain Range	Accuracy, G = 100, 25°C, max (%)	Gain Drift, G = 100 (ppm/°C)	Non- Linearity, G = 100, max (%)	CMR, DC to 60Hz, G = 10, 1kΩ Unbal., min (dB)	Offset Voltage vs Temp, max (µV/°C)	Response, G = 100, ±3dB BW (kHz)	Temp Range	Package	Page
Very-High Accuracy	INA104HP INA104JP INA104KP INA104AM INA104BM INA104CM INA104SM	1-1000 ⁽²⁾ 1-1000 ⁽²⁾ 1-1000 ⁽²⁾ 1-1000 ⁽²⁾ 1-1000 ⁽²⁾ 1-1000 ⁽²⁾ 1-1000 ⁽²⁾	0.15 0.15 0.15 0.15 0.15 0.15 0.15	22 22 22 22 ⁽³⁾ 22 ⁽³⁾ 22 ⁽³⁾	±0.007 ±0.003 ±0.003 ±0.007 ±0.003 ±0.003	96 96 96 96 96 96	$\begin{array}{c} \pm (2 \pm 20/\text{G}) \\ \pm (0.25 \pm 10/\text{G}) \\ \pm (0.75 \pm 10/\text{G}) \\ \pm (2 \pm 20/\text{G}) \\ \pm (0.75 \pm 10/\text{G}) \\ \pm (0.25 \pm 10/\text{G}) \\ \pm (0.75 \pm 10/\text{G}) \end{array}$	25 25 25 25 25 25 25	Com Com Com Ind Ind Ind MIL	DIP DIP DIP DIP DIP DIP	2-26 2-26 2-26 2-26 2-26 2-26 2-26
	INA101AM* INA101CM INA101SM INA101AG INA101CG INA101SG INA101HP INA101KU	1-1000 ⁽²⁾	0.03 0.03 0.03 0.03 0.03 0.03 0.3	22 ⁽⁴⁾ 22 ⁽⁴⁾ 22 ⁽⁴⁾ 22 ⁽³⁾ 22 ⁽³⁾ 22 ⁽³⁾ 22 ⁽³⁾ 22 ⁽³⁾	±0.007 ±0.004 ±0.004 ±0.007 ±0.003 ±0.003 ±0.007	96 96 96 96 96 96 90	$ \begin{array}{l} \pm (2 + 20/\mathrm{G}) \\ \pm (0.25 + 10/\mathrm{G}) \\ \pm (0.25 + 10/\mathrm{G}) \\ \pm (0.25 + 10/\mathrm{G}) \\ \pm (2 + 20/\mathrm{G}) \\ \pm (0.25 + 10/\mathrm{G}) \\ \pm (0.25 + 10/\mathrm{G}) \\ \pm (2 + 20/\mathrm{G}) \mathrm{typ} \\ \pm (2 + 20/\mathrm{G}) \mathrm{typ} \end{array} $		Ind Ind MIL Ind Ind MIL Com	TO-100 TO-100 TO-100 DIP DIP DIP DIP SOIC	2-7 2-7 2-7 2-7 2-7 2-7 2-7 2-7 xxiii
Low Quiescent Power	INA102AG* INA102CG	}1, 10, 100, 1000	0.25 0.15	20 15	±0.05 ±0.02	80 90	±(5 + 10/G) ±(2 + 5/G)	3 3	Ind Ind	DIP DIP	2-18 2-18

^{*}Available in 20-pin ceramic leadless chip carriers.

inis table continued on next page.

Models in **boldface type** are found in this supplement; others are in the Burr-Brown Integrated Circuits Data Book.

			INS	TRUMENTA	MA NOITA	PLIFIERS (CO	VT)				
Description	Model	Gain Range	Gain Accuracy, G = 100, 25°C, max (%)	Gain Drift, G = 100 (ppm/°C)	Non- Linearity, G = 100, max (%)	Input P. CMR, DC to 60Hz, G = 10, 1kΩ Unbal., min (dB)	Offset Voltage vs Temp, max (μV/°C)	Dynamic Response, G = 100, ±3dB BW (kHz)	Temp Range	Package	Page
Fast Settling FET Input	INA110AG* INA110BG INA110SG INA110KP INA110KU	1, 10, 100, 200, 500 1, 10, 100 200, 500	0.2 0.1 0.1 0.2 0.2	40 20 20 6 typ 6 typ	±0.02 ±0.01 0.01 0.02 0.02	87 96 96 87 87	$\pm (5 + 100/G)$ $\pm (2 + 50/G)$ $\pm (2 + 50/G)$ $\pm (2 + 20/G)$ typ $\pm (2 + 20/G)$ typ	470 470 470 470 470	ind Ind MIL Com Com	DIP DIP DIP DIP SOIC	2-46 2-46 53 53 53
Buffer, Unity-Gain	3627AM 3627BM	1V/V, fixed 1V/V, fixed	0.01 0.01	5 5	±0.001 ⁽³⁾ ±0.001 ⁽³⁾	90 100	30 20	800 ⁽³⁾	Ind Ind	TO-99 TO-99	2-12 2-12
Differential	INA105AM* INA105BM INA105KP INA105KU	1V/V, fixed 1V/V, fixed 1V/V, fixed 1V/V, fixed	0.01 0.01 0.025 0.025	5 5 5	±0.001 ⁽³⁾ ±0.001 ⁽³⁾ ±0.001 ⁽³⁾ ± 0.001 ⁽³⁾	80 ⁽⁶⁾ 86 ⁽⁶⁾ 72 ⁽⁶⁾ 72 ⁽⁶⁾	20 10 5 typ 5	1000 ⁽³⁾ 1000 ⁽³⁾ 1000 ⁽³⁾ 1000 ⁽³⁾	Ind Ind Com Com	TO-99 TO-99 DIP SOIC	2-36 2-36 2-36 xxiii
Gain of 10 Differential	INA106AM INA106BM INA106KP	10V/V fixed 10V/V fixed 10V/V fixed	0.01 0.01 0.025	10 10 4 typ	0.001 0.001 0.001	94 ⁽⁶⁾ 100 ⁽⁶⁾ 86 ⁽⁶⁾	5 2 0.2 typ	500 ⁽⁵⁾ 500 ⁽⁵⁾ 500 ⁽⁵⁾	Ind Ind Com	DIP DIP DIP	45 45 45
High Common Mode Voltage Differential (200VDC CMV)	INA117AG INA117BG INA117P	1V/V fixed 1V/V fixed 1V/V fixed	0.05 ⁽³⁾ 0.02 ⁽³⁾ 0.05 ⁽³⁾	10 ⁽³⁾ 10 ⁽³⁾ 10 ⁽³⁾	0.001 ⁽³⁾ 0.001 ⁽³⁾ 0.001 ⁽³⁾	74 ^(3,6) 86 ^(3,6) 74 ^(3,6)	40 20 40	200 ⁽³⁾ 200 ⁽³⁾ 200 ⁽³⁾	Ind Ind Com	TO-99 TO-99 DIP	57 57 57
-			F	ROGRAMA	ABLE GA	IN AMPLIFIER	S				
Noninverting Multiplexed Input	PGA100AG PGA100BG	Gain set with 4-bit word 1, 2, 4, 8 128	0.05 0.02	10 10	±0.01 ±0.005	NA NA	6 typ 6 typ	5MHz 5MHz	Ind Ind	DIP DIP	2-58 2-58
	PGA102AG PGA102BG PGA102SG PGA102KP	Gain set with 2-bit word 1, 10 100	0.02 0.01 0.01 0.02	20 20 20 50	0.01 0.01 0.01 0.01	= - = - = -	3, G = 100 3, G = 100 3, G = 100 3, G = 100	250 250 250 250	Ind Ind Ind Com	DIP DIP DIP DIP	2-66 2-66 2-66 2-66
Instrumen- tation Amplifier Input	PGA200AG PGA200BG	Gain set with 2-bit word 1, 10, 100, 1000	0.05 0.02	20 10	±0.007 ±0.003	96 96	2, G = 100 0.4, G = 100	30 30	Ind Ind	DIP DIP	2-76 2-76
Differential Input	3606AG 3606AM 3606BG 3606BM	Gain set with 3-bit word 1, 2, 4 8 1024	0.05 0.05 0.02 0.02	10 10 10 10	0.004 0.004 0.004 0.004	90, G = 1 90, G = 1 90, G = 1 90, G = 1	±(3 + 50/G) ±(3 + 50/G) ±(1 + 20/G) ±(1 + 20/G)	40 40 40 40	Ind Ind Ind Ind	DIP DIP DIP DIP	2-11- 2-11- 2-11- 2-11-

NOTES: (1) Com = 0° C to $+70^{\circ}$ C, Ind = -25° C to $+85^{\circ}$ C, MIL = -55° C to $+125^{\circ}$ C. (2) Set with external resistor. (3) Unity-gain. (4) With zero TC external resistor. (5) Gain = 10. (6) No source imbalance.

				F	PRECISION	N TRANSMIT	TERS						
			Span		Inp	ut Parameters		0	utput Param	eters			
Description	Model	Un- trimmed Error, max (%)	Non- Linearity, max (%)	Temp Drift ⁽¹⁾ (ppm/°C)	Offset Voltage, max (µV)	Offset Voltage vs Temp, max (μ V/°C)	CMR, DC, min (dB)	Current Range (mA)	Offset Current Error, max (µA)	FS Output Current Error, max (µA)	Temp Range	Pack- age	Page
Two-Wire	XTR100AM XTR100AP XTR100BM XTR100BP	-3 -3 -3 -3	0.01 0.01 0.01 0.01	±100 ±100 ±100 ±100	±50 ±50 ±25 ±25	±1 ±1 ±0.5 ±0.5	90 90 90 90	4-20 4-20 4-20 4-20	±4 ±4 ±4 ±4	±20 ±20 ±20 ±20	Ind Ind Ind Ind	DIP DIP DIP DIP	2-82 2-82 2-82 2-82
	XTR101AG* XTR101BG	−5 −5	0.01 0.01	±100 ±100	±60 ±30	±1.5 ±0.75	90 90	4-20 4-20	±10 ±6	±40 ±30	Ind Ind	DIP DIP	2-94 2-94
	XTR101AP XTR101AU	−5 −5	0.01 0.01	±100 ±100	±100 ±100	±1.5 ±1.5	90 90	4-20 4-20	±19 ±19	±60 ±60	Ind ⁽³⁾	DIP SOIC	65 xxiii
Three- Wire and Current Source	XTR110AG* XTR110BG XTR110KP XTR110KU	0.6 0.2 0.6 0.6	0.025 0.005 0.025 0.025	50 30 50 50			- - -	4-20, 0-20, 5-25	±64 ±16 ±64 ± 64	±96 ±32 ±96 ±96	Ind Ind Com Com	DIP DIP DIP SOIC	2-104 2-104 2-104 xxiii

NOTES: (1) With zero TC span resistor. (2) Com = 0 to $+70^{\circ}$ C, Ind = -25° C to $+85^{\circ}$ C, MIL = -55° C to $+125^{\circ}$ C. (3) -40° C to $+85^{\circ}$ C. (4) Many more ranges with appropriate circuit.

^{*}Available in 20-pin ceramic leadless chip carriers.

ISOLATION PRODUCTS

						TRANS	SFORM	MER C	OUPLE	O AMPLI	FIERS						
		Isola Voltaç		Isola Mode	Rejec-	Leakage Current				ain	Voltage	Bias		External			
		Contin-	Pulse/	tion,		at Test		ation dance		nearity	Drift,	Cur-	±3dB	Isolation	Temp.		
Description	Model	uous, peak	Test, peak	DC (dB)	60Hz (dB)	Voltage (μA)	(Ω)	(pF)	max (%)	typ. (%)	(±μV/°C) max	rent, max	Freq. (kHz)	Power Required	Range	Package	Page
Low Drift ⁽²⁾	3450	±500	±2000	160	120	4	10 ¹²	16	±0.005	±0.0015	100	50nA	1.5	No	Com	Module	3-19
Low Bias FET	3451 3452 3455	±500 ±2000	±2000 ±5000	160 160 160	120 120 120	1 1 (3)	10 ¹² 10 ¹² 10 ¹²	16 16 16	±0.025 ±0.025 ±0.025	±0.005 ±0.005 ±0.005	100 100 100	25pA 10pA 20pA	2.5 2.5 2.5	No No ⁽⁴⁾ No ⁽⁴⁾	Com Com	Module Module Module	3-19 3-19 3-19
Highest Isolation	3656AG	±3500	±8000	160	125	0.5	10 ¹²	6	±0.1	±0.03	25 + (500/G ₁)	100nA	30	No	Ind	DIP	3-29
Voltage	3656BG	±3500	±8000	160	125	0.5 0.5	10 ¹²	6	±0.05	±0.03 ±0.03	5 + (1000/G ₁) 200 +	100nA	30 30	No	Ind	DIP	3-29
	3656HG 3656JG	±3500	±8000	160	125	0.5	10 ⁻²	6	±0.15	±0.03	(1000/G ₁) 50 +	100nA	30	No No	Com	DIP	3-29
	3656KG	±3500	±8000	160	125	0.5	10 ¹²	6	±0.1	±0.03	(750/G ₁) 10 + (350/G ₁)	100nA	30	No	Com	DIP	3-29
						OPT	ICALI	y co	UPLED A	AMPLIFIE	RS						1000
Balanced Current Input	3650HG 3650JG 3650KG 3650MG	±2000 ±2000 ±2000 ±2000	±5000 ±5000 ±5000 ±5000	140 140 140 140	120 120 120 120	0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾	10 ¹² 10 ¹² 10 ¹² 10 ¹²	1.8 1.8 1.8 1.8	±0.2 ±0.1 ±0.05 ±0.2	±0.05 ±0.03 ±0.02 ±0.05	25 10 5 100	10nA 10nA 10nA 10nA	15 15 15 15	Yes ⁽⁶⁾ Yes ⁽⁶⁾ Yes ⁽⁶⁾ Yes ⁽⁶⁾	Ind Ind Ind Ind	DIP DIP DIP DIP	3-21 3-21 3-21 3-21
Balanced FET Input	3652HG 3652JG 3652MG	±2000 ±2000 ±2000	±5000 ±5000 ±5000	140 140 140	120 120 120	0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾ 0.25 ⁽⁵⁾	10 ¹² 10 ¹² 10 ¹²	1.8 1.8 1.8	±0.2 ±0.1 ±0.2	±0.05 ±0.05 ±0.05	50 25 100	50nA 50nA 50nA	15 15 15	Yes Yes Yes	Ind Ind Ind	DIP DIP DIP	3-2 ⁻ 3-2 ⁻ 3-2 ⁻
Low Drift Wide Bandwidth	ISO100AP ISO100BP ISO100CP	750 750 750	2500 2500 2500	146 ⁽⁶⁾ 146 ⁽⁶⁾ 146 ⁽⁶⁾	108 ⁽⁶⁾ 108 ⁽⁶⁾ 108 ⁽⁶⁾	0.3 0.3 0.3	10 ¹² 10 ¹² 10 ¹²	2.5 2.5 2.5	0.4 0.1 0.07	0.1 0.01 0.02	10 ⁽⁶⁾ 4 ⁽⁶⁾ 4 ⁽⁶⁾	10nA 10nA 10nA	60 60 60	Yes Yes Yes	Ind Ind Ind	DIP DIP DIP	3-6 3-6 3-6
				CA	PACIT	OR COL		, HER	METICA	LLY SEA	LED AMP	LIFIERS	3				
1500VAC Isolation	ISO102 ISO102B	±2121 ±2121	±4000 ±4000	160 160	120 120	1.0 1.0	10 ¹⁴ 10 ¹⁴	6	0.075 0.025	0.04 0.02	±500 ±250	100μA 100μA	70 70	Yes Yes	Ind Ind	DIP DIP	68 68
3500VAC Isolation	ISO106 ISO106B	±4950 ±4950	±8000 ±8000	160 160	130 130	1.0	10 ¹⁴ 10 ¹⁴	6	0.075 0.025	0.04 0.02	±500 ±250	100μA 100μA	70 70	Yes Yes	Ind Ind	DIP	68 68

NOTES: (1) Com = 0°C to +70°C, Ind = -25°C to +85°C. (2) Bipolar. (3) Isolation voltage tested at 2500V, rms, 60Hz; leakage current tested for 2μ A max at 240V, rms, 60Hz. (4) ±15V at ±15mA isolated power available to power external circuitry. (5) At 240V/60Hz. (6) R_{IN} = 10k, Gain = 100.

						ISOLA	TION	POWE	ER SUPPLIES(1)					
Description	Model	Isola Voltag Contin- uous Peak		Inp Volt (VE Min	age	Leakage Current, 240VAC, 60Hz (µA)		ation dance (pF)	Rated Current, Balanced Loads On All Outputs (mA)	Max Current, ⁽¹⁾ Balanced Loads On All Outputs (mA)	Sensitivity To To Input Voltage Change (V/V)	Temp Range	Package	Page
Single ±15V Output	700 700U 725 726	1500 2000 2121 4950	4200 5000 4000 8000	10 10 7 7	18 18 18 18	1 1 1.2 1.2	10 ¹⁰ 10 ¹⁰ 10 ¹² 10 ¹²	5 3 9	±3-30 ±3-30 ±15 ±15	±60 ±60 ±40 ±40	1.08 1.08 1.15 1.15	Ind Ind Ind Ind	Module Module DIP DIP	14-35 14-35 82 82
Dual ±15V Output	722	4950	8000	5	16	1	10 ¹⁰	6	±3-40	±50	1.13	Ind	Module	14-41
Quad ±15V Output	710	1000	3100	10	18	1	10 ¹⁰	8	±9.5	±60	1.08	Ind	Module	14-37
Quad ±8V Output	724	1000	3000	5	16	1	10 ¹⁰	6	±3-16	±60	0.63	Ind	Module	14-45

NOTE: (1) See complete data sheet for full specifications, especially regarding output current capabilities. (2) Ind = -25°C to +85°C.

ANALOG CIRCUIT FUNCTIONS

MULTIPLIERS/DIVIDERS

You can select accuracy from 0.25% to 2% max from this complete line of integrated circuit multipliers. Most provide full four-quadrant multiplication. All are laser-trimmed for accuracy—no

trim pots are needed to meet specified performance. These compact models bring the cost of high performance down to acceptable levels.

		. 77 77 15	MULTIPLIERS	S/DIVIDERS					
Model	Transfer Function	Error at +25°C, max (%)	Temperature Coefficient (%/°C)	Feed- through (mV)	Offset Voltage (mV)	1% Band- width (kHz)	Temp Range	Package	Page
MPY100A* MPY100B MPY100C MPY100S	$[(X_1 - X_2)(Y_1 - Y_2)/10] + Z_2$	±2 ±1 ±0.5 ±0.5	0.017 0.008 0.008 0.025	100 30 30 30	50 10 7 7	70 70 70 70	Ind Ind Ind MIL	TO-100 TO-100 TO-100 TO-100	4-23 4-23 4-23 4-23
MPY534JH* MPY534JD MPY534KH MPY534KD MPY534LH MPY534LD MPY534SH MPY534SD MPY534TH MPY534TD	\$ \$ \$ \$ \$ \$	±1.0 ±1.0 ±0.5 ±0.5 ±0.25 ±0.25 ±1.0 ±1.0 ±0.5 ±0.5	0.022 0.022 0.015 0.015 0.008 0.008 0.02 0.02 0.01	0.3% 0.3% 0.15 0.15% 0.05% 0.05% 0.3% 0.3% 0.15%	5 5 2 2 2 2 5 5 2 2	3MHz 3MHz 3MHz 3MHz 3MHz 3MHz 3MHz 3MHz	Com Com Com Com Com MIL MIL MIL	TO-100 DJP TO-100 DIP TO-100 DIP TO-100 DIP TO-100 DIP TO-100	4-31 4-31 4-31 4-31 4-31 4-31 4-31 4-31
MPY634AM* MPY634BM MPY634SM MPY634KP MPY634KU	† † † †	±1.0 ±0.5 ±1.0 ±2.0 ±2.0	0.022 0.015 0.02 0.03 0.03	0.3% 0.15% 0.3% 0.3% 0.3 %	5 2 5 25 25	10MHz 10MHz 10MHz 10MHz 10MHz	Ind Ind MIL Ind Com	TO-100 TO-100 TO-100 DIP SOIC	4-38 4-38 4-38 4-38 xxiii
AD632A AD632B AD632S AD632T	† † † †	1 0.5 1 0.5	0.02 0.01 0.02 0.01	0.3 0.15 0.3 0.15	30 15 30 15	50 50 50 50	Ind Ind MIL MIL	TO-100, DIP	Advance Information

^{\$}Same as model above.

SPECIAL FUNCTIONS

This group of models offers many different functions that are the quick, easy way to solve a wide variety of analog computational

problems. Most are in integrated circuit packages and are laser-trimmed for excellent accuracy.

		SPECIAL I	FUNCTIONS			
Function	Model	Description	Comments	Temp Range ⁽¹⁾	Package	Page
Multifunction Converter	4302	Y (Z/X) ^m This function may be used to multiply, divide, raise to powers, take roots and form sine and cosine functions.	Plastic package.	Ind	DIP	4-111
	LOG100JP	K Log (I ₁ /I ₂)	Optimized for log ratio of current inputs. Specified over six decades of input (1nA to 1mA), 55mV total error, 0.25% log conformity.	Com	DIP	4-15
Logarithmic Amplifier	4127JG 4127KP	K Log (I ₁ /I _{REF})	A more versatile part which contains an internal reference and a current inverter. 1% and 0.5% accuracy.	Com Com	DIP DIP	4-90 4-90
$\sqrt{\frac{1}{T}} \int_0^T E_{IN}^2(t) \; d t$	4341	True rms-to-DC conversion based on a log-antilog occupational approach.	Some external trimming required. Lower cost in plastic package. Pin compatible with 4340.	Ind	DIP	4-119
Peak Detector	4085BM 4085KG 4085SM	These are analog memory circuits which hold and provide read-out of a DC voltage equal to peak value of a complex input waveform.	Digital mode control provides reset capability and allows selection of peaks within a desired time interval. May be used to make peak-to-peak detector.	Com Ind MIL	* DIP DIP DIP	4-82 4-82 4-82

NOTE: (1) Com = 0° C to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C.

NOTE: (1) Com = 0°C to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C.

^{*}Available in 20-pin ceramic leadless chip carriers.

DIVIDERS

The use of a special log/antilog committed divider design overcomes the major problem encountered when trying to use a multiplier in a

divider circuit. Outstanding accuracy is maintained even at very low denominator voltages.

				DI	VIDERS				
Model	Transfer Function	Input Range	Accuracy, max D = 250mV (%)	Temperature Coefficient (%/°C)	0.5% Bandwidth (kHz)	Rated Output, min	Temp Range ⁽¹⁾	Package	Page
DIV100HP DIV100JP DIV100KP	N/D 10 N/D 10 N/D 10	250mV to 10V	1.0 0.5 0.25	0.2 0.2 0.2	15 15 15	±10V, ±5mA ±10V, ±5mA ±10V, ±5mA	Ind Ind Ind	DIP DIP DIP	4-7 4-7 4-7

NOTE: (1) Ind = -25° C to $+85^{\circ}$ C.

FREQUENCY PRODUCTS

This group of products consists of precision oscillators and active

filters for both signal generation and attenuation. Both fixed frequency and user-selected frequency units are available.

		FREC	QUENCY PRODUCTS			
Function	Model	Description	Comments	Temp Range ⁽¹⁾	Package	Page
Oscillator	4423	Very-low cost in plastic package. Provides resistor programmable quadrature outputs (sine and cosine wave outputs simultaneously available).	Frequency range: 0.002Hz to 20kHz. Frequency stability: 0.01%/° C. Quadrature phase error: ±0.1%.	Com	DIP	4-123
Universal Active Filter	UAF41 UAF21	These filters provide a complex pole pair. Based on state variable approach, low-pass, high-pass and bandpass outputs are available.	Add only resistors to determine pole location (frequency and Q). Easily cascaded for complex filter responses.	Ind Ind	DIP DIP	4-68 4-60

NOTE: (1) Com = 0 to $+70^{\circ}C$, $Ind = -25^{\circ}C$ to $+85^{\circ}C$.

VOLTAGE REFERENCE

These products are precision voltage references which provide a +10V

output. The output can be adjusted with minimal effect on drift or stability.

			VOLTAGE RE	FERENCE				
		Minimum	Maximum	Power S	upply	Temp		
Model	Output (V)	Output (mA)	Drift (ppm/°C)	(V)	(mA)	Range ⁽¹⁾	Package	Page
REF10KM* REF10JM REF10SM REF10RM	+10.00 ±0.005 +10.00 ±0.005 +10.00 ±0.005 +10.00 ±0.005	10 10 10 10	1 2 3 6	+13.5/35 +13.5/35 +13.5/35 +13.5/35	4.5 4.5 4.5 4.5	Com Com MIL MIL	TO-99 TO-99 TO-99 TO-99	4-46 4-46 4-46 4-46
REF101KM* REF101JM REF101SM REF101RM	+10.00 ±0.005 +10.00 ±0.005 +10.00 ±0.005 +10.00 ±0.005	10 10 10 10	1 2 3 6	+13.5/35 +13.5/35 +13.5/35 +13.5/35	4.5 4.5 4.5 4.5	Com Com MIL MIL	TO-99 TO-99 TO-99 TO-99	4-52 4-52 4-52 4-52

^{*}Available in 20-pin ceramic leadless chip carriers. NOTE: (1) Com = 0 to \pm 70°C, MIL = \pm 55 to \pm 125°C.

DATA CONVERSION AND DATA ACQUISITION

			100	ANAL	OG-TO-DIG	ITAL CONVE	RTERS			
Description	Model	Q ⁽¹⁾ Screen	Reso- lution (Bits)	Linearity Error (% FSR)	Conver- sion Time (µs)	Gain Tempco (ppm/°C)	Temp Range ⁽²⁾	Input Range ⁽³⁾ (V)	Package	Page
Very High Speed	ADC803	Q	12	±0.012	1.5	30	MIL, Ind	10, 20, U/B	Hermetic Metal DIP	5-102
Ultra High Speed	ADC600	100	12	±0.015	0.1	30	Com	1.25 B	Module	103
Serial Out	ADC804	a	12	±0.012	17	30	MIL, Com, Ind	5, 10, 20 U/B	Hermetic Ceramic DIP	5-114
Low Cost, Micro- processor Interface	ADC574 ADC674	Q Q	12 12	±0.012 ±0.012	25 15	25 25	MIL, Com, Ind	10, 20 U/B 10, 20 U/B	Hermetic Ceramic DIP Hermetic Ceramic DIP	5-80 5-93
Low Cost	ADC80AG ADC80MAH	Q QM	12 12	±0.012 ±0.012	25 25	30 30	Ind Ind	5, 10, 20 U/B 5, 10, 20 U/B	Hermetic Ceramic DIP Hermetic Ceramic DIP	5-56 87
High Temp	ADC10HT		12	±0.012	50	35	−55°C to +200°C	10, 20, U/B	Hermetic Ceramic DIP	5-3
High Speed, Low Cost	ADC84	a	12	±0.012	10	30	Com	5, 10, 20 U/B	Hermetic Ceramic DIP	95
High Speed, Wide Temp	ADC85H ADC87H	Q Q	12 12	±0.012 ±0.012	10 10	30 30	Ind MIL	5, 10, 20 U/B 5, 10, 20 U/B	Hermetic Ceramic DIP Hermetic Ceramic DIP	95 95
High Resolution	ADC71 ADC72 ADC76	999	16 16 16	±0.003 ±0.003 ±0.003	50 50 17	15 15 15	Ind, Com Ind, Com Ind, Com	5, 10, 20 U/B 5, 10, 20 U/B 5, 10, 20 U/B	Ceramic DIP Hermetic Metal DIP Ceramic DIP	5-13 5-21 5-40
Audio	PCM75		16	0.006% THD	17	20	Com	5, 10, 20 U/B	Ceramic DIP	5-122

NOTES: (1) "Q" or "QM" indicates product available with screening for enhanced reliability. (2) Com = 0°C to +70°C, Ind = -25°C to +85°C, MIL = -55°C to +125°C. (3) U = Unipolar, B = Bipolar.

				DIG	ITAL-TO-A	NALOG CO	ONVERTERS			44.2
Description	Model	Q ⁽¹⁾ Screen	Reso- lution (Bits)	Linearity Error (% FSR)	Settling Time (µs)	Gain Tempco (ppm/°C)	Temp Range ⁽²⁾	Output Range ⁽³⁾	Package	Page
Very High Resolution	DAC729	a	18	±0.00075	5	15	Com	10V, 20V U/B	Hermetic Ceramic DIP	141
High Resolution	DAC700 DAC701 DAC702 DAC703	QM QM QM QM	16 16 16 16	±0.0015 ±0.0015 ±0.0015 ±0.0015	1 8 1 8	10 10 10 10	MIL, Com, Ind MIL, Com, Ind MIL, Com, Ind MIL, Com, Ind	-1mA 10V, 20V U/B ±1mA 10V, 20V U/B	Hermetic Ceramic DIP, Plastic DIP, LCC, Die	6-98 6-98 6-98 6-98
Bus Interface, High Resolution	DAC705 DAC706	QM QM	16 16	±0.003 ±0.003	8 1	15 15	MIL, Com, Ind MIL, Com, Ind	10V, 20V U/B ±1mA	Hermetic Ceramic DIP Hermetic Ceramic DIP	6-106 6-106
	DAC707	QM	16	±0.003	8	15	MIL, Com, Ind	10V, 20V U/B	Hermetic Ceramic DIP, Plastic DIP	6-106
	DAC708 DAC709	QM QM	16 16	±0.003 ±0.003	1 8	15 15	MIL, Com, Ind MIL, Com, Ind	2mA, ±1mA 10V, 20V U/B	Hermetic Ceramic DIP Hermetic Ceramic DIP	6-106 6-106
High Resolution	DAC70BH DAC71 DAC72BH	QM QM QM	16 16 16	±0.003 ±0.003 ±0.003	1, 10 1, 10 1, 10	20 20 20	Ind Com Ind	10V, 20V, 2mA U/B 10V, 20V, 2mA U/B 10V, 20V, 2mA U/B	Hermetic Ceramic DIP Hermetic Ceramic DIP Hermetic Ceramic DIP	6-20 6-28 6-20
Low Cost, High Resolution	DAC710 DAC711		16 16	±0.003 ±0.003	1 8	50 50	Com Com	±1mA 10V, 20V U/B	Hermetic Ceramic DIP, Plastic DIP	6-116 6-116
Low Cost, Bus Interface	DAC811	QM	12	±0.006	4	20	MIL, Com, Ind	10V, 20V U/B	Hermetic Ceramic DIP, Plastic DIP, SOIC, Die	6-130
смоѕ	DAC7541	QM	12	±0.012	2	5	MIL, Com, Ind	Multiplying	Hermetic Ceramic DIP, Plastic DIP, SOIC, Die	159
CMOS, Bus Interface	DAC7545 DAC8012	QM QM	12 12	±0.012 ±0.012	2	5 5	MIL, Com, Ind MIL, Com, Ind	Multiplying Multiplying	Hermetic Ceramic DIP, Plastic DIP, SOIC, Die	167 174
Low Cost, Industry Standard	DAC80		12	±0.012	0.3, 3 typ	30	Com	10V, 20V, 2mA U/B	Hermetic Ceramic DIP, Plastic DIP, Die	6-64
	DAC85H	QM	12	±0.012	0.3, 3 typ	20	Ind	10V, 20V, 2mA U/B	Hermetic Ceramic DIP	6-85
Military Temp, Industry Standard	DAC87H	QM	12	±0.012	0.3, 3 typ	20	MIL	10V, 20V, 2mA U/B	Hermetic Ceramic DIP	6-85

This table continued on next page.

				DIGIT	AL-TO-ANA	ALOG CONV	ERTERS (CONT)		
Description	Model	Q ⁽¹⁾ Screen	Reso- lution (Bits)	Linearity Error (% FSR)	Settling Time (µs)	Gain Tempco (ppm/°C)	Temp Range ⁽²⁾	Output Range ⁽³⁾	Package	Page
Ultra High Speed ECL	DAC63	a	12	±0.012	0.05	30	MIL, Ind	10mA, U/B	Ceramic DIP, Metal Can	6-12
Ultra High Speed TTL	DAC812	Q	12	±0.012	0.065	20	Ind	10mA, U/B	Ceramic DIP, Metal Can	6-138

NOTES: (1) "Q" or "QM" indicates product available with screening for enhanced reliability. (2) MIL = -55°C to +125°C, Com = 0°C to +70°C, Ind = -25°C to +85°C. (3) U = Unipolar, B = Bipolar.

		VC	LTAGE-TO-FR	EQUENCY CONVER	TERS			
Description	Model ⁽¹⁾	Frequency Range (kHz)	V _{IN} Range (V)	Linearity, max (% of FSR)	Tempco, max (ppm of FSR/°C)	Temp Range ⁽²⁾	Package	Page
Low Cost, Monolithic	VFC32KP* VFC32BM, (Q) VFC32SM, (Q)	User- selected, 500kHz, max	Selected	±0.01 at 10kHz ±0.05 at 100kHz ±0.2 at 500kHz	75 typ ±100 ±150	Com Ind MIL	DIP TO-100 TO-100	10-3 10-3 10-3
Low Cost Complete	VFC42BP VFC42SM VFC52BP VFC52SM	0 to 10 0 to 10 0 to 100 0 to 100	0 to +10 0 to +10 0 to +10 0 to +10	±0.01 ±0.01 ±0.05 ±0.05	±100 ±100 ±150 ±150	Ind MIL Ind MIL	DIP DIP DIP DIP	10-11 10-11 10-11 10-11
Precision Monolithic	VFC62BG* VFC62BM VFC62SM VFC62CG VFC62CM	User- selected, 1MHz max	User- selected	±0.005 at 10kHz ±0.005 at 10kHz ±0.005 at 10kHz ±0.002 at 10kHz ±0.002 at 10kHz	±50 ±50 ±50 ±20 ±20	Ind Ind MIL Ind Ind	DIP TO-100 TO-100 DIP TO-100	10-17 10-17 10-17 10-17 10-17
	VFC320BG* VFC320BM VFC320SM VFC320CG VFC320CM	User- selected, 1MHz max	User- selected	±0.005 at 10kHz ±0.005 at 10kHz ±0.005 at 10kHz ±0.002 at 10kHz ±0.002 at 10kHz	±50 ±50 ±50 ±20 ±20	Ind Ind MIL Ind Ind	DIP TO-100 TO-100 DIP TO-100	10-40 10-40 10-40 10-40 10-40
Synchronized Monolithic	VFC100AG* VFC100BG VFC100SG	Clock Programmed, 2MHz max	0 to +10 0 to +10 0 to +10	0.025 at 100kHz 0.1 at 1MHz 0.025 at 100kHz	±100 ±50 ±100	Ind Ind MIL	DIP DIP DIP	10-25 10-25 10-25

NOTES: (1) "(Q)" indicates product also available with screening for increased reliability. (2) Com = 0 to $+70^{\circ}$ C, $Ind = -25^{\circ}$ C to $+85^{\circ}$ C, $MIL = -55^{\circ}$ C to $+125^{\circ}$ C.

^{*}Available in 20-pin ceramic leadless chip carriers.

						SAMPLE/H	OLD AMPL	IFIERS					
Description	Model	Q ⁽¹⁾ Screen	Gain Error (% FSR)	Offset Error (mV)	Charge Offset (mV)	Amplifier Band- width, -3dB (MHz)	Hold Transient Settling (µs to 1mV)	Acquisition Time (μs) (0.01% FSR)	Aper- ture Time (ns)	Aper- ture Jitter (ns)	Input Range (Vp-p)	Package	Page
Ultra High Speed	SHC600	Q	0.1	5	10 max	70	0.015	0.05	8	0.009	2.5	Ceramic DIP	7-21
High Speed With Buffer	SHC803	Q	0.1	3	5 max	16	0.15	0.35	25	0.025	20	Hermetic Metal DIP	7-24
High Speed	SHC804	Q	0.1	3	5 max	16	0.15	0.35	25	0.025	20	Hermetic Metal DIP	7-24
Low Cost	SHC5320	Q		0.5	1 typ	1.5	0.25	1.5	25	0.3	20	Hermetic Ceramic DIP	7-30
	SHC85 SHC298	Q	0.01 0.01	2 7	2 max 25 max		0.5 1.5	4.5 10	30 200	1.5 15	20 20	Hermetic Metal DIP TO-99	7-11 7-15

NOTE: (1) "Q" indicates product available with screening for enhanced reliability.

			MULTIP	LEXERS				
Description	Model	Channels	Input Range (V)	On Resistance, max (Ω)	Crosstalk (% of Off Channel)	Settling Time (to 0.01%)	Package	Page
Protected Inputs	MPC8S MPC4D MPC16S MPC8D	8 Single 4 Differential 16 Single 8 Differential	±15 ±15 ±15 ±15	1.8k 1.8k 1.8k 1.8k	0.005 0.005 0.005 0.005	5μs 5μs 4μs 4μs	DIP DIP DIP DIP	9-3 9-3 9-10 9-10
High Speed	MPC800KG MPC800SG MPC801KG MPC801SG	16 Single or 8 Differential 16 Single or 8 Differential 8 Single or 4 Differential 8 Single or 4 Differential	±15 ±15 ±15 ±15	750 750 750 750	0.004 0.004 0.004 0.004	800ns 800ns 800ns 800ns	DIP DIP DIP DIP	9-17 9-17 9-24 9-24

MILITARY PRODUCTS

			ANALOG-TO-D	DIGITAL CONVERTE	RS			
Model	Resolution (Bits)	Linearity, max (±LSB)	Conversion Time, max (µs)	Gain Drift, max (±ppm/°C)	Input Range (V)	Operating Temperature Range	Package	Page
ADC87/883B	12	1/2	10	15)	MIL	32-pin DIP	12-8
ADC87	12	1/2	10	15	±2.5, ±5, ±10,	MIL	32-pin DIP	12-8
ADC87U/883B	12	1/2	10	15	0 to +5,	MIL	32-pin DIP	12-8
ADC87U	12	1/2	10	15	0 to +10	MIL	32-pin DIP	12-8
ADC87V/883B	12	1/2	10	15	1	MIL	32-pin DIP	12-8
ADC87V	12	1/2	10	15)	MIL	32-pin DIP	12-8

		1	DIGITAL-TO	-ANALOG CON	VERTERS				
Model	Resolution (Bits)	Linearity, max (±LSB)	Monotonicity (°C)	Gain Drift, max (±ppm/°C)	Settling Time, max	Output Ranges (V)	Operating Temperature Range	Package	Page
DAC87-CBI-V/B	12	1/2	-55 to +125	20	7µsec	±2.5, ±5,	MIL	24-pin DIP	12-24
DAC87-CBI-V	12	1/2	-55 to +125	20	7μsec	±10, +5,	MIL	24-pin DIP	12-24
DAC87U-CBI-V/B	12	1/2	-25 to +85	20	7µsec	+10	MIL	24-pin DIP	12-24
DAC87U-CBI-V	12	1/2	-25 to +85	20	7μsec	,	MIL	24-pin DIP	12-24
DAC87-CBI-I/B	12	1/2	-55 to +125	20	400nsec	D .	MIL	24-pin DIP	12-24
DAC87-CBI-I	12	1/2	-55 to +125	20	400nsec	0 to 2mA,	MIL	24-pin DIP	12-24
DAC87U-CBI-I/B	12	1/2	-25 to +85	20	400nsec	±1mA	MIL	24-pin DIP	12-24
DAC87U-CBI-I	12	1/2	-25 to +85	20	400nsec)	MIL	24-pin DIP	12-24
DAC870V/883B	12	1/2	-55 to +125	25	7µsec		MIL	24-pin	12-48
DAC870V	12	1/2	-55 to +125	25	7μsec)	MIL	DIP	12-48
DAC870U/883B	12	1/2	-25 to +85	20	7µsec	±2.5,	MIL	ceramic	12-48
DAC870U	12	1/2	-25 to +85	20	7µsec	±5, ±10,	MIL	<i>)</i>	12-48
DAC870VL/883B	12	1/2	-55 to +125	25	7μsec	0 to +5,	MIL	28-term.	12-48
DAC870VL	12	1/2	-55 to +125	25	7µsec	0 to +10	MIL	leadless	12-48
DAC870UL/883B	12	1/2	-25 to +85	20	7µsec		MIL	chip	12-48
DAC870UL	12	1/2	-25 to +85	20	7µsec	 	MIL	carrier	12-48
DAC703VG/883B DAC703VG	16 16	±.003% FSR ±.003% FSR	-55 to +125 ⁽¹⁾ -55 to +125 ⁽¹⁾	20 20	8μsec 8μsec	±10 ±10	MIL MIL	24-pin DIP 24-pin DIP	191 191
DAC703VL/883B	16	±.003% FSR	-55 to +125 ⁽¹⁾	20	8µsec	±10	MIL) 28-term.	191
DAC703VL	16	±.003% FSR	-55 to +125 ⁽¹⁾	20	8µsec	±10	MIL	\ rcc	191

NOTE: (1) Monotonicity to 14-bit accuracy.

		V	OLTAGE-TO-FREQU	ENCY CONVERTERS			
Model	V _{IN} Range (V)	F _{оит} Range, max (kHz)	Linearity, max at 10kHz (% FSR)	Full Scale Drift, max (ppm FSR/°C)	Operating Temp- erature Range	Package	Page
VFC32WM/883B	±10	200	±0.006	±100 at 10kHz	MIL	TO-100	12-135
VFC32WM	±10	200	±0.006	±100 at 10kHz	MIL	TO-100	12-135
VFC32VM/883B	±10	200	±0.01	-400, +150 at 200kHz	MIL	TO-100	12-135
VFC32VM	±10	200	±0.01	-400, +150 at 200kHz	MIL	TO-100	12-135
VFC32UM/883B	±10	200	±0.01	±150 at 10kHz	MIL	TO-100	12-135
VFC32UM	±10	200	±0.01	±150 at 10kHz	MIL	TO-100	12-135

	MULTIPLIERS										
Model	Accuracy at 25°C, max (±%)	Accuracy at 125°C, max (±%)	Feedthrough, max (±mV)	Output Offset, max (±mV)	Output, min (V, mA)	Operating Temperature Range	Package	Page			
4213WM/883B	1/2	4	50	25	±10, ±5	MIL	TO-100	12-166			
4213WM	1/2	4	50	25	±10, ±5	MIL	TO-100	12-166			
4213VM/883B	1	4	100	30	±10, ±5	MIL	TO-100	12-166			
4213VM	1	4	100	50	±10, ±5	MIL	TO-100	12-166			
4213UM/883B	1	2 ⁽¹⁾	100	50	±10, ±5	MIL	TO-100	12-166			
4213UM	1	2(1)	100	50	±10, ±5	MIL	TO-100	12-166			

NOTES: (1) At +85°C.

				OPER	ATIONAL AN	IPLIFIERS	3					
Description	Model	Offset \ At 25° C, max (±mV)	/oltage Drift, max (±μV/°C)	Bias Current, max (nA)	Bandwidth Unity Gain, min (MHz)	Slew Rate, min (V/µs)	t _s ±0.01% (ns)	Compen- sation	Output, min (V, mA)	Opera- ting Temp. Range	Package	Page
Wideband	OPA600VM/883B OPA600VM OPA600UM/883B OPA600UM	2 2 5 5	20 20 80 80	-100pA -100pA -100pA -100pA	5000, (1) A = 1000	400 400 400 400	125 125 150 150	external external external external	±10, ±200 ±10, ±200 ±10, ±200 ±10, ±200	MIL MIL MIL MIL	}16-pin DIP	12-94 12-94 12-94 12-94
General Purpose Bipolar	3500R/883B 3500U/883B	5 5	20 20 ⁽²⁾	±30 ±30	1	0.6 0.6		internal internal	±10, ±10 ±10, ±10	MIL MIL	TO-99 TO-99	12-147 12-147
Precision Bipolar	3510VM/883B	0.12	2	±25	0.25	0.5	-	internal	±10, ±10	MIL	TO-99	12-158
Low Drift, Low Bias	OPA105WM/883B OPA105WM OPA105VM/883B OPA105VM OPA105UM/883B OPA105UM	0.250 0.250 0.250 0.250 0.250 0.250	2 2 5 5 15 ⁽²⁾ 15 ⁽²⁾	-1pA -1pA -1pA -1pA -1pA -1pA	1 1 1 1 1 1 1	0.9 0.9 0.9 0.9 0.9		internal internal internal internal internal internal	±10, ±10 ±10, ±10 ±10, ±10 ±10, ±10 ±10, ±10 ±10, ±10	MIL MIL MIL MIL MIL MIL	TO-99 TO-99 TO-99 TO-99 TO-99	12-74 12-74 12-74 12-74 12-74 12-74
Ultra Low Bias Current	OPA106WM/883B OPA106WM OPA106VM/883B OPA106VM OPA106UM/883B OPA106UM	0.250 0.250 0.250 0.250 0.250 0.250	5 5 10 10 20 ⁽²⁾ 20 ⁽²⁾	-100fA -100fA -150fA -150fA -300fA -300fA	1 · · · · · · · · · · · · · · · · · · ·	1.2 1.2 1.2 1.2 1.2 1.2	7/4 5 5 7 8 8	internal internal internal internal internal internal	±10, ±5 ±10, ±5 ±10, ±5 ±10, ±5 ±10, ±5 ±10, ±5	MIL MIL MIL MIL MIL MIL	TO-99 TO-99 TO-99 TO-99 TO-99	12-84 12-84 12-84 12-84 12-84 12-84
Low Drift, Low Bias, Low Noise	OPA111VM/883B OPA111UM	0.500 0.500	10 10	±2pA ±2pA	2 2	1 1	=	internal Internal	±10, ±5 ±10, ±5	MIL MIL	TO-99 TO-99	210 210
Power	OPA501VM/883B OPA501VM OPA501UM/883B OPA501UM	5 5 10 10	40 40 65 65	±20 ±20 ±40 ±40	1 1 1	1.35 1.35 1.35 1.35		internal internal internal internal	±26, ±10A ±26, ±10A ±20, ±10A ±20, ±10A	MIL MIL MIL MIL	TO-3 TO-3 TO-3 TO-3	222 222 222 222
	OPA8780VM/883B OPA8780VM OPA8780UM/883B OPA8780UM	10 10 10 10	30 30 50 50	-0.05 -0.05 -0.05 -0.05	5 5 5 5	15 15 15 15		internal internal internal internal	±30, ±60 ±30, ±60 ±30, ±60 ±30, ±60	MIL MIL MIL MIL	TO-3 TO-3 TO-3 TO-3	12-1110 12-1110 12-1110 12-1110

NOTES: (1) Gain-bandwidth product. (2) -25°C to +85°C.

				INSTRU	JMENTATI	ON AMPLIFIER	S				
				1		Input Pa	rameters				
			Gain	Gain	100	CMR,	Offset	Dynamic			
			Accuracy,	Drift,	Non-	DC to 60Hz,	Voltage	Response,			ĺ
			G = 100,	G = 100,	linearity	G = 10, min,	vs Temp,	G = 100,			ĺ
		Gain	At 25°C,	typ	G = 100	1kΩ Unbal.	G = 1000,	±3dB BW	Temp		1 .
Description	Model	Range ⁽¹⁾	max (%FS)	(ppm/°C)	max	(dB)	max (μV/°C)	(kHz)	Range	Package	Page
Very High	INA101VG/883B	1-1000	0.10	22	0.007	96	1.75	25	MIL	DIP	200
Accuracy	INA101VG	1-1000	0.10	22	0.007	96	1.75	25	MIL	DIP	200
	INA101VM/883B	1-1000	0.10	22	0.007	96	1.75	25	MIL	TO-100	200
	INA101VM	1-1000	0.10	22	0.007	96	1.75	25	MIL	TO-100	200
	INA258WG/883B	1-1000	0.10	22	0.007	96	0.5	25	MIL	DIP	12-61
	INA258WG	1-1000	0.10	22	0.007	96	0.5	25	MIL	DIP	12-61
	INA258VG/883B	1-1000	0.10	22	0.007	96	1.0	25	MIL	DIP	12-61
	INA258VG	1-1000	0.10	22	0.007	96	1.0	25	MIL	DIP	12-61
	INA258UG/883B	1-1000	0.10	22	0.007	96	3.0	25	MIL	DIP	12-61
	INA258UG	1-1000	0.10	22	0.007	96	3.0	25	MIL	DIP	12-61
	INA258WL/883B	1-1000	0.10	22	0.007	96	0.5	25	MIL)	12-61
	INA258WL	1-1000	0.10	22	0.007	96	0.5	25	MIL	20-	12-61
	INA258VL/883B	1-1000	0.10	22	0.007	96	1.0	25	MIL	terminal	12-61
	INA258VL	1-1000	0.10	22	0.007	96	1.0	25	MIL	leadless	12-61
	INA258UL/883B	1-1000	0.10	22	0.007	96	3.0	25	MIL	chip	12-61
	INA258UL	1-1000	0.10	22	0.007	96	3.0	25	MIL	carrier	12-6

NOTES: (1) Set with external resistor.

MODULAR POWER SUPPLIES


			DC/DC CON	IVERTERS			
Description	Model	Input (VDC)	Output	Isolation (VDC)	Leakage Current, max (µA)	Package	Page
Unregulated	PWR1xx	5 to 48	450mW	1000	5	Module	14-9
Unregulated	PWR2xx	5 to 48	1,5W	1000	5	Module	14-11
Unregulated	PWR3xx	5 to 48	2W, dual channel	1000	5	Module	14-13
Unregulated	PWR4xx	5 to 48	3W	1000	5	Module	14-15
Unregulated	PWR5xx	5 to 48	4W	750	15	Module	14-17
Regulated	PWR6xx	5 to 48	2W	1000	20	Module	14-19
Regulated	PWR7xx	5 to 48	5W	1000	25	Module	237
Unregulated	PWR8xx	5 to 48	5W, triple output	1000	5	Module	14-25
Unregulated	PWR70	10 to 18	±15VDC, ±15mA	2000	2	Module	14-27
Unregulated	PWR71	10 to 18	±15VDC, ±25mA	1000	3	Module	14-29
Unregulated	PWR72	5 to 22	±15VDC, ±100mA	1000	3	Module	14-31
Unregulated	PWR74	10 to 20	±15VDC, ±25mA	1500	2	Module	14-33
Unregulated	PWR1017	10 to 18	±15VDC, ±25mA, 4 channels	1000	3	Module	241
Regulated	PWR5038	4.75 to 5.25	2.75W, triple output	500	5	Module	245
Regulated	PWR5104	4.75 to 5.25	±12VDC, ±370mA	750	15	Module	247
Regulated	PWR5105	4.75 to 5.25	±15VDC, ±300mA	750	15	Module	247

NOTES: (1) Models 700 and 700M have separate internal input and output shields. Models 700U and 700UM have no internal shields. Models 700M and 700UM are similar to models 700 and 700U, but in addition, they are 100% screened to patient-connected circuit requirements for the leakage current (par. 27.5) and withstand voltage (par. 31.11) of UL544. Additional per-unit charge for 700M or 700UM. (2) Model 710 provides four channels (sets) of isolated outputs.

RELIABILITY

All Burr-Brown PWR Series DC/DC converters are manufactured using stringent in-process controls and quality inspections. The customer may also choose one of two additional levels of screening

to meet specific requirements. The advanced reliability program is designed to reduce infant mortality, system rework, field failures, and equipment downtime.



BURR-BROWN—A WORLDWIDE LEADER IN MICROCIRCUITS AND MICROPROCESSOR-BASED SYSTEMS AND SUBSYSTEMS

Burr-Brown first introduced VMEbus products in 1983 and now manufactures a comprehensive line of specialized products for the industrial instrumentation, control, and automation markets. Utilizing Burr-Brown's high performance data conversion products (e.g. ADC803), Burr-Brown is able to offer products which set new performance standards in the VMEbus market. When these are operated with the digital signal processing boards, a wide range of applications can be addressed.

With over ten years experience in the design and manufacture of board-level products, you can rely on the market leaders for VMEbus data acquisition boards.

THE SYSTEMS APPROACH

A systems approach has been taken in the design of the bus interface. This ensures software compatibility between the boards as well as giving the system designer a wide range of VMEbus features.

- Configuration A24, D16, DTB slave
- Address block selectable within 16M bytes memory space

- Short addressing available if required (64 bytes)
- 150ns response to CPU interrogation
- 7-level interrupt priority selection
- Full interrupt vector selection—8 lines (256 options)
- Double Eurocard format, 160mm × 233mm

SUPPORT DOCUMENTATION

Each VMEbus board is fully supported with a comprehensive operating manual. In addition to detailed set-up and operating instructions, the manual includes schematics and assembly language software written for the 68000 processor.

TOP-QUALITY VMEbus PRODUCTS FROM BURR-BROWN

In addition to the full Q.C. inspection of incoming components, the boards are subjected to a comprehensive temperature-cycled burn-in (8 cycles between -20° C and $+50^{\circ}$ C).

Exhaustive tests before and after burn-in ensure that any problems are identified before the product leaves the factory.

				VMEbus	ANALOG I/O	DBOARDS	
		Input			Output		
Product	Resolution (Bits)	Number of Channels	Sampling Rate (kHz)	Resolution (Bits)	Number of Channels	Sampling Rate (kHz)	Description
MPV901	12	32SE/16DIF	11	_		-	General purpose, analog input.
MPV901A	12	32SE/16DIF	- 11	12	. 2	200	As MPV901, with analog output.
MPV901P.	12	32SE/16DIF	11	12	2	200	As MPV901A, with software-programmable gain.
MPV904	· · ·	- ·	_	12	16	285Hz	Low-cost analog output (voltage output).
MPV905		_		12	8	285Hz	Current output.
MPV906	12	64SE/32DIF	33		= :		High-density analog input, optically isolated, optional digital I/O.
ACX906	-	_		- 1	_	_	Digital I/O module for MPV906/907, 32 I/O lines.
MPV907	12	32SE/16DIF	33	_	_	·	Low-cost analog input, optional digital I/O.
MPV911	16	8SE	45	_		_	High resolution analog input, with on-board data buffer.
MPV950S	12	16SE	330	<u> </u>	_		High speed analog input.
MPV950D	12	8SE + 8DIF	330	_	_	_	As MPV950S, with 8 user-configurable input amplifiers.
MPV952	12	8SE	330	_	_		High speed analog input, with on-board data buffer.
MPV954	_	_	_	12	8	858	High speed analog output, with on-board data buffer.
MPV940	· · -	-	_	a	-	· –	Intelligent I/O controller—6800 CPU, optically isolated I/O expansion interface.
ACX945A	12	16SE/8DIF	33	_	_	_	Analog input module for MPV940.
ACX945B	12	16SE/8DIF	33	12	4	500	As ACX945A, with 12-bit analog output.
ACX945C	12	16SE/8DIF	33	16	4	83	As ACX945A, with 16-bit analog output.
ACX946	ı -	<u> </u>	_	***		. · - .	Digital I/O module for MPV940, 32 programmable I/O lines.

		VMEbus DIGITAL I	/0
Product	Number of Channels	Туре	Description
MPV902 MPV910 MPV910NS	32 32 32	Relay contact output Optical isolated input Optical isolated input	28VDC at 0.5A, 10W max output rating. As MPV910 without power supply.
MPV910LV MPV930	32 48	Optical isolated input TTL level I/O	As MPV910NS for low voltage inputs. Lines programmable as input or output in groups of eight.

	VMEbus DIGITAL SIGNAL PROCESSING BOARDS
Product	Description
SPV100	A VMEbus board for general purpose DSP, based on the Texas Instruments TMS32010. Swinging buffer data memory for pipelining of
	data input/output and processing. Program ROM and RAM for user programming.
FFT100 ⁽¹⁾	Fast Fourier Transform firmware for the SPV100. FFT-1 64 points, -3 256 points, -4 512 point, -5 1024 point transform.
FIL100 ⁽¹⁾	Digital filter firmware for the SPV100. From 5 to 89 taps.
COR100 ⁽¹⁾	Correlation firmware for the SPV100. Auto-and cross-correlation.
ASM310V	TMS32010 cross-assembler. Runs under VERSAdos.
MON100V	Monitor/debugger software for SPV100. Runs under VERSAdos.
APS100V ⁽¹⁾	DSP applications software library for SPV100. Includes vector operations, correlation, trigonometric functions, interpolation and
1	decimation, filtering, windowing and FFTs. Routines are called from FORTRAN running under VERSAdos.
SPV120	Second generation DSP board based on TMS32020. Two RS-232 ports, auxiliary input and output ports, DMA controller for faster I/O
	concurrent with processing. Program RAM, bipolar ROM and EPROM. Supplied with EPROM-based debug monitor.
ACX120A	Add-on program RAM module for SPV120—16k × 16 bits.
ACX120B	Add-on program RAM module for SPV120—80k × 16 bits.
ASM320V	TMS32020 cross-assembler for SPV120. Runs under VERSAdos.
MON120V	Monitor/debugger software for SPV120, Runs under VERSAdos.
APS120V(1)	DSP applications software library for SPV120. Includes vector operations, correlation, trigonometric functions, interpolation and
	decimation, filtering, windowing and FFTs. All routines are callable from FORTRAN running under VERSAdos.
MPV960	Analog input and DSP. Four channels of simultaneously sampled analog input (at 100kHz sampling rate) plus TMS32010 processor.
	Applications in digital filtering, signal averaging, etc.
ACX960	Add-on program RAM/ROM module for MPV960. Includes debug monitor and basic data acquisition routines.
MPV990	Anti-aliasing filter board. Four independent programmable filters, with user-configurable front ends. Ideal for use with MPV960.

NOTE: (1) This software is also available as source code. To order, add S suffix to product code; e.g., APS100VS.

SOFTWARE DRIVERS FOR VMEDUS BOARDS									
Product	Description								
PSOA	pSOS drivers for MPV901, MPV904, MPV905, MPV950, MPV952. Distributed in UNIX format 5-1/4" floppy disks.								
PSOA-P	As PSOA, but distributed in MS-DOS format disks.								
PSOB	pSOS drivers for MPV960, SPV100. Distributed in UNIX format 5-1/4" floppy disks.								
PSOB-P	As PSOB, but distributed in MS-DOS format disks.								
VDR100	VERSAdos driver for SPV100.								
VDR120	VERSAdos driver for SPV120.								

SURFACE MOUNT MICROCIRCUITS

Burr-Brown is the first manufacturer to offer high performance microcircuits in a wide variety of surface mount packages. These packages permit denser layouts on one or both sides of a PC board, often saving 50% or more of the space normally required for these analog circuits. Many of these miniature devices also fit inside transducer cavities and may be used on modules or even

hybrid circuits. Packages currently available are:

- SOIC—Plastic small-outline package, gull-wing leads on 1.27mm centers. Example: SOIC-8 has 8 leads.
- LCC—Ceramic leadless chip carrier, terminals on 1.27mm centers. Example: LCC-20 has 20 terminals.

	SURFACE M	OUNT DEVICES			
Device Type	Description	Model	Package	Dimensions (mm)	Product Data Shee
Analog Multipliers/Dividers	Low Cost Precision	MPY100L 4213L	LCC-20 LCC-20	9.0 × 9.0 9.0 × 9.0	LCC Short Form LCC Short Form
Current Transmitters/Converters	Two-Wire, 4-20mA Voltage-to-Current Converters	XTR101L XTR101U XTR110L XTR110U	LCC-20 SOIC-16 LCC-20 SOIC-16	9.0 × 9.0 10.4 × 7.5 9.0 × 9.0 10.4 × 7.5	LCC Short Form PDS-734 LCC Short Form PDS-731
Digital-to-Analog Converters	16-Bit, Monolithic 16-Bit, Monolithic, Military 12-Bit, μP-Compatible 12-Bit, Monolithic 12-Bit, MilL Temp 12-Bit, Millary 12-Bit, CMOS 16-Bit, Digital Audio	DAC700-703BL DAC703L DAC811U DAC850L DAC851L DAC870L DAC7541AU PCM55	LCC-28 LCC-28 LCC-28 LCC-28 LCC-28 LCC-28 SOIC-18 SOIC-24	11.4 × 11.4 11.4 × 11.4 11.4 × 11.4 11.4 × 11.4 11.4 × 11.4 11.6 × 7.5 15.8 × 9.0	PDS-494 PDS-751 PDS-503 PDS-453 PDS-453 PDS-639 PDS-619
Instrumentation Amplifiers	Precision, Monolithic Low Power Unity Gain, Differential Fast, FET Input Precision, Military	INA101L INA101U INA102L INA105L INA110L INA110U INA110U INA258L	LCC-20 SOIC-16 LCC-20 LCC-20 SOIC-8 LCC-20 SOIC-16 LCC-20	9.0 × 9.0 10.4 × 7.5 9.0 × 9.0 9.0 × 9.0 4.9 × 3.9 9.0 × 9.0 10.4 × 7.5 8.9 × 8.9	LCC Short Form PDS-730 LCC Short Form LCC Short Form PDS-693 LCC Short Form PDS-733 PDS-501
Operational Amplifiers	Electrometer Ultra-Low Noise Precision, <i>Difet</i> * Low Cost, <i>Difet</i> Electrometer Grade High Speed, Quad Precision, Dual	AD515L OPA27/37L OPA27/37U OPA111L OPA121L OPA121U OPA128L OPA404L OPA2111L	LCC-20 LCC-20 SOIC-8 LCC-20 LCC-20 SOIC-8 LCC-20 LCC-20 LCC-20	9.0 × 9.0 9.0 × 9.0 4.9 × 3.9 9.0 × 9.0 9.0 × 9.0 4.9 × 4.9 9.0 × 9.0 9.0 × 9.0 9.0 × 9.0	LCC Short Form LCC Short Form PDS-691 LCC Short Form LCC Short Form PDS-692 LCC Short Form LCC Short Form LCC Short Form LCC Short Form
Precision Analog Multipliers	Low Cost, Monolithic Wide Bandwidth	MPY534L MPY634L	LCC-20 LCC-20	9.0 × 9.0 9.0 × 9.0	LCC Short Form LCC Short Form
Precision Voltage References	Ultra-Stable Low Drift	REF10L REF101L	LCC-20 LCC-20	9.0 × 9.0 9.0 × 9.0	LCC Short Form LCC Short Form
Voltage-to-Frequency and Frequency-to-Voltage Converters	Low Cost, Monolithic Precision, Monolithic Synchronized Precision, Monolithic	VFC32L VFC62L VFC100L VFC320L	LCC-20 LCC-20 LCC-20 LCC-20	9.0 × 9.0 9.0 × 9.0 9.0 × 9.0 9.0 × 9.0	LCC Short Form LCC Short Form LCC Short Form LCC Short Form
Data Acquisition System	12-Bit, 16-Channel	SDM862/863L	LCC-68	24.3 × 24.3	PDS-686

Difet ® Burr-Brown Corp.

HIGH PERFORMANCE CHIPS

HIGH PERFORMANCE DICE BACKED BY BURR-BROWN'S TRADITION OF QUALITY

Many of Burr-Brown's high-performance monolithic products are available in die form, including D/A converters, precision operational and instrumentation amplifiers, current transmitters, voltage/frequency converters, and many more.

All Burr-Brown dice products are the same as those used in our high quality, high performance monolithic and hybrid devices and are proven in demanding applications throughout the world. The dice are manufactured and tested at our Tucson Microtechnology facility using the most advanced equipment and methods available, assuring total control of quality and reliability for every product.

The state-of-the-art performance achieved by these precision monolithic products reflects Burr-Brown's unmatched technical capabilities in low noise processing, high stability nichrome thinfilm resistors, active laser trimming, dielectric isolation, and patented circuit design.

At Burr-Brown concern for quality is a fundamental part of wafer processing. Dice are 100% visually inspected according to MIL-STD-883, Method 2010, Condition B. All wafers are 100% probe tested to specified electrical test limits.

Our newest products are described below. See also our current Integrated Circuits Data Book for additional product information.

	HIGH PE	RFORMANO	CE CHIPS			
		Die Size		Product Data Sheet		
Description	Model	(mils)	Key Specifications*	Die	Packaged	
Unity-Gain Differential Amplifier	INA105AD	83 × 63	±0.01% max DC Gain Error	PDS-703	PDS-617	
Precision Instrumentation Amplifier	INA110AD	139 × 89	±0.01%FS max Nonlinearity	PDS-702	PDS-645	
Precision Analog Multiplier	MPY534AD	100 × 92	$V_{OUT} = A \left[\frac{(X_1 - X_2)(Y_1 - Y_2)}{SF} - (Z_1 - Z_2) \right]$	PDS-711	PDS-614	
Difet ® Electrometer-Grade Operational Amplifier	OPA128JD	96×71	±40pA max Bias Current	PDS-704	PDS-653	
High Speed <i>Difet</i> Operational Amplifier	OPA606KD	65 × 54	±2mV max Offset Voltage	PDS-660	PDS-598	
Precision Two-Wire Transmitter	XTR101AD	150 × 105	4-20mA Operating Range	l .	PDS-708	
Voltage-to-Current Converter/Transmitter	XTR110AD	109×78	±0.025% of Span max Nonlinearity		PDS-605A	

^{*}These specifications are probed at the wafer level. Consult the product data sheet for the packaged device for complete characterization. *Difet* Burr-Brown Corp.

- - 전한 1918년 전 1818년 1일 1814년 1일 1814년 전 1814년 1814년 1818년 1818년 1818년 1818년 1818년 1818년 1818년 1818년 1818년 1818년 - 1818년	
는 사용하는 사용하는 사용하는 사용하는 사용하는 사용하는 사용하는 사용하	
- "참으로 보다" 보다 되는 생각에 되었다. 그는 사람들은 사람들이 되었다. 그는 사람들이 되었다. 그는 사람들은 사람들이 되었다. 그는 사람들이 되었다. - 사람들은 사람들은 사람들은 사람들이 얼굴하는 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은	
- 보는 바이지 하는데 그 사람들은 모든 그 사람들이 되는 것들이 되는 것들이 되는 것이 되었다. 그런데 보다는 것이 되었다. - 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은 사람들이 되었다.	

시리하는데 이토를 즐겁니다. 살림하다 하다 말중요.





OPA404

NEW PACKAGE NOW AVAILABLE

Quad High-Speed Precision Difet® OPERATIONAL AMPLIFIER

FEATURES

• WIDE BANDWIDTH: 6.4MHz

HIGH SLEW RATE: 35V/μs

LOW OFFSET: ±750μV max

• LOW BIAS CURRENT: ±4pA max

• FAST SETTLING: 1.5µs to 0.01%

STANDARD QUAD PINOUT

APPLICATIONS

- PRECISION INSTRUMENTATION
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS

DESCRIPTION

The OPA404 is a high performance monolithic **Difet** ® (dielectrically-isolated FET) quad operational amplifier. It offers an unusual combination of very-low bias current together with wide bandwidth and fast slew rate.


Noise, bias current, voltage offset, drift, and speed are superior to BIFET® amplifiers.

Laser trimming of thin-film resistors gives very-low offset and drift—the best available in a quad FET op amp.

The OPA404's input cascode design allows high precision input specifications and uncompromised high-speed performance.

Standard quad op amp pin configuration allows upgrading of existing designs to higher performance levels. The OPA404 is unity-gain stable.

Difet Burr-Brown Corp., BIFET National Semiconductor Corp.



OPA404 Simplified Circuit (Each Amplifier)

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 15$ VDC and $T_A = +25$ °C unless otherwise noted.

		0	PA404AG,	KP	OPA404BG				_		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT											
NOISE(1)											
Voltage: fo = 10Hz	<u> </u>		32			*				1	nV/√H
$f_0 = 100Hz$			19	1							nV/√H
$f_0 = 1kHz$			15	1		* *		l			nV/√H
$f_0 = 10kHz$		1	12								nV/√H
$f_B = 10Hz$ to $10kHz$			1.4			*			*	١	μV, rm
$f_B = 0.1Hz$ to $10Hz$			0.95	2.37		*		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			μV, p-p
Current: $f_B = 0.1Hz$ to $10Hz$			12	1		*			*		fA, p-p
$f_0 = 0.1Hz$ to $20kHz$			0.6			* *			*		fA/√H
OFFSET VOLTAGE											1
Input Offset Voltage	V _{CM} = 0VDC		±260	±1mV		*	±750				μV
KP		1	±750	±2.5mV						1	μV
Average Drift	TA = TMIN to TMAX		±3			*					μV/° C
KP	TA TAMES TO THE A		±5			1		l			μV/°C
Supply Rejection	±V _{cc} = 12V to 18V	80	100		86		1				dB
KP		76	100								dB
		1 .	10	100		*	50			*	μV/V
KP		1	10	200					1		μν/ν
Channel Separation	100Hz, R _L = 2kΩ		125								dB
			+			 		ļ	 	 	
BIAS CURRENT			1				l				
Input Bias Current	V _{CM} = 0VDC		±1	±8			±4			*	pΑ
KP			±1	±12							pA
OFFSET CURRENT											
Input Offset Current	V _{CM} = 0VDC	l	0.5	8		*	4			*	pA
KP			0.5	12					la terri		pA
IMPEDANCE									 	 	
		l	1013 1	į							0
Differential			1014 3								Ω∥pF
Common-Mode			10 3						<u> </u>	<u> </u>	Ω∥pF
VOLTAGE RANGE										100	
Common-Mode Input Range		±10.5	+13, -11		*	* .		*		1 1	V .
Common-Mode Rejection	$V_{IN} = \pm 10VDC$	88	100		92	*, '	1	*			dB
KP		84	100				l				dB
OPEN-LOOP GAIN, DC											
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	88	100		92	*		*	*	1.5	dB
FREQUENCY RESPONSE		-									
Gain Bandwidth	Gain = 100	4	6.4	T	5				*		MHz
Full Power Response	20V p-p, R _L = 2kΩ	1	570		3						kHz
Slew Rate	$V_0 = \pm 10V$, $R_L = 2k\Omega$	24	35		28						V/µs
Settling Time: 0.1%	Gain = -1 , $R_L = 2k\Omega$		0.6		20				*		
0.01%	C _L = 100pF, 10V step	1	1.5	1							μs μs
	OL TOOPT, TOV STOP	L		1		L		L	L		μ3
RATED OUTPUT											
Voltage Output	$R_L = 2k\Omega$	±11.5	+13.2, -13.8	в	*	*		*	*	1	V
Current Output	$V_0 = \pm 10 VDC$	±5	±10	1	*	*		*		l .	mA
Output Resistance	1MHz, open loop	1	80			*			*		Ω
Load Capacitance Stability	Gain = +1		1000						* * * * * * * * * * * * * * * * * * * *		pF
Short Circuit Current		±10	±18	±20	*		*	*	*		mA
POWER SUPPLY											
Rated Voltage		T	±15	T		* * *	e stije i		*	l	VDC
Voltage Range,	La de la companya de							100	1		""
Derated Performance		±5	1	±18			* * * *	*	100		VDC
Current, Quiescent	Io = 0mADC	1 -	9	10				1.00	*		mA
TEMPERATURE RANGE	1			1		.					
	Ambiest temp	-25	T 1	+85						1105	°c
Specification	Ambient temp.				•		•	-55		+125	
KP	Ambient tem-	0	1	+70						١.	°C
Operating	Ambient temp.	-55		+125	•				100	*	°C
KP.	A	-25		+85		100				1 .	°C
Storage	Ambient temp.	-65	1 400	+150				. *		*	°C
θ Junction-Ambient			100			*			*	1	°C/W
KP		1	120						1	1	°C/W

^{*}Specification same as OPA404AG.


NOTES: (1) Noise testing available—inquire.

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC} = \pm 15$ VDC and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

PARAMETER		OPA404AG, KP		OPA404BG							
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE		N 2841 ()									
Specification Range KP	Ambient temp	-25 0		+85 +70	•			-55		+125	ာ့ လ
INPUT											
OFFSET VOLTAGE Input Offset Voltage KP Average Drift KP Supply Rejection	V _{CM} = 0VDC	75	±450 ±1 ±3 ±5 96 16	2mV ±3.5	80	*	±1.5mV	70	±550 • 93 22	±2.5mV 316	μV mV μV/°C μv/°C dB μV/V
BIAS CURRENT Input Bias Current	V _{CM} = 0VDC		±32	±200			±100		±500	±5nA	pА
OFFSET CURRENT Input Offset Current	V _{CM} = 0VDC		17	100		•	50		260	2.5nA	pА
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection KP	$V_{IN} = \pm 10 VDC$	±10.2 82 80	+12.7,-10.6 99 99		* 86			±10 80	+12.6,-10.5 88		V dB dB
OPEN-LOOP GAIN, DC											
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	82	94		86	*		80	88		dB
RATED OUTPUT											
Voltage Output Current Output Short Circuit Current	$\begin{aligned} R_L &= 2k\Omega \\ V_O &= \pm 10VDC \\ V_O &= 0VDC \end{aligned}$	±11.5 ±5 ±5	+12.9,-13.8 ±9 ±12	±30	*	*		±11 * ±8	+12.7,-13.8 ±8 ±10	•	V mA mA
POWER SUPPLY											
Current, Quiescent	Io = 0mADC		9.3	10.5			*		9.4	11	mA

ORDERING INFORMATION



NOTE:


Refer to complete data sheet PDS-677 for complete typical curves and applications information.

ABSOLUTE MAXIMUM RATINGS


$ \begin{array}{llllllllllllllllllllllllllllllllllll$


- (1) Packages must be derated based on $\theta_{JC} = 30^{\circ}$ C/W or $\theta_{JA} = 120^{\circ}$ C/W.
- (2) For supply voltages less than ±18VDC the absolute maximum input voltage is equal to: $18V > V_{IN} > -V_{CC} - 8V$. See Figure 2.
- (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T_J.

CONNECTION DIAGRAM




MECHANICAL





TYPICAL PERFORMANCE CURVES

T_A +25°C, V_{CC} = ±15VDC unless otherwise noted







OPA445

ADVANCE INFORMATION Subject to Change

High Voltage FET-Input OPERATIONAL AMPLIFIER

FEATURES

- WIDE POWER SUPPLY RANGE: ±10V to ±50V
- HIGH SLEW RATE: 10V/µs
- LOW INPUT BIAS CURRENT: 50pA max
- STANDARD-PINOUT TO-99 PACKAGE

APPLICATIONS


- TEST EQUIPMENT
- HIGH VOLTAGE REGULATORS
- POWER AMPLIFIERS
- DATA ACQUISITION
- SIGNAL CONDITIONING

DESCRIPTION

The OPA445 is a monolithic operational amplifier capable of operation from power supplies up to ±50V and output currents of 15mA. It is useful in a wide variety of applications requiring high output voltage or large common-mode voltage swings. The OPA445's high slew rate provides wide powerbandwidth response, which is often required for high voltage applications. FET input circuitry allows

the use of high impedance feedback networks, thus minimizing their output loading effects. Laser trimming of the input circuitry yields low input offset voltage and drift.

The OPA445 is unity-gain stable and requires no external compensation components. It is available in both industrial (-25°C to +85°C) and military (-55°C to +125°C) temperature ranges.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $V_S = \pm 40V$ and $T_A = +25^{\circ}C$ unless otherwise specified.

								ADVANC	E INFOR	MATION		
			OPA445SM			OPA445BM			OPA445AP			
PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
INPUT												
OFFSET VOLTAGE Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0V$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $V_S = \pm 10V \text{ to } \pm 50V$	*	0.5 * *	1.0	80	1.0 10 110	3.0		2.0 15 *	5.0	mV μV/°C dB	
BIAS CURRENT Input Bias Current Over Temperature	V _{CM} = 0V		*	* 100		20	50 10		50	100 20	pA nA	
OFFSET CURRENT Input Offset Current Over Temperature	V _{CM} = 0V		*	* 50		4	10 5		20	40 10	pA nA	
IMPEDANCE Differential Common-Mode			*			10 ¹³ 1 10 ¹⁴ 3			• •		Ω pF Ω pF	
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 30V$, Over temp.	*	•		±35	95					V dB	
OPEN-LOOP GAIN, DC	· · · · · · · · · · · · · · · · · · ·	1	L		L	1	<u> </u>	ı		ı		
Open-Loop Voltage Gain Over Temperature	$R_L = 5k\Omega$	*	•		100 97	105		:	•		dB dB	
FREQUENCY RESPONSE								•		•		
Gain Bandwidth Full Power Response	Small signal 35Vp-p, R _L = 5kΩ	*	*		45	2 55			:		MHz kHz	
DYNAMIC RESPONSE								-				
Slew Rate Rise Time Overshoot	$V_{O} = \pm 35V,$ $R_{L} = 5k\Omega$ $V_{O} = \pm 200mV$ $A_{V} = +1$ $Z_{L} = 5k\Omega \parallel 50pF$	*.	*		5	10 60 30					V/µs ns %	
RATED OUTPUT				<u> </u>						·		
Voltage Output, over temp. Current Output Output Resistance Short Circuit Current	$\begin{aligned} R_L &= 5k\Omega \\ V_0 &= \pm 28V \\ DC, open loop \end{aligned}$	*	*		±35 ±15	220 ±26		:			V mA Ω mA	
POWER SUPPLY								•				
Rated Voltage, ±V _s Voltage Range, ±V _s Derated Performance Current, Quiescent	Over temp.	*	*	*	±10	±40	±50 4.5	•		÷	V V mA	
TEMPERATURE RANGE	100					***************************************						
Specification Operating $ heta$ Junction-Ambient	Ambient temp.	-55 *	*	+125	-25 -55	200	+85 +125	* -25	90	+85	°C °C/W	

^{*}Specification same as OPA445BM.


ORDERING INFORMATION

Basic model number	OPA445 () (
Performance grade (blank indicates A g A: -25°C to +85°C	grade)
B: -25°C to +85°C S: -55°C to +125°C	
Package code M: 8-pin TO-99 P: 8-pin plastic DIP	


ABSOLUTE MAXIMUM RATINGS

the state of the s	
Power Supply	±55V
Internal Power Dissipation	680mW
Differential Input Voltage	±80V
Input Voltage Range	±V _s - 3V
Storage Temperature Range: M	65°C to +150°C
la gradia de la composição P	40°C to +85°C
Operating Temperature Range: M	55°C to +125°C
P	40°C to +85°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short-Circuit to Ground (TA = +25°C)	Continuous
Junction Temperature	+175°C

CONNECTION DIAGRAM




MECHANICAL




TYPICAL PERFORMANCE CURVES


 $T_A = +25$ °C, $V_S = \pm 15$ VDC unless otherwise noted




GAIN BANDWIDTH AND SLEW RATE
VS SUPPLY VOLTAGE





INPUT BIAS CURRENT VS TEMPERATURE




POWER SUPPLY REJECTION VS FREQUENCY










OPEN-LOOP GAIN AND SUPPLY CURRENT













OPA541

ADVANCE INFORMATION Subject to Change

High Power Monolithic OPERATIONAL AMPLIFIER

FEATURES

- POWER SUPPLIES TO ±40V
- OUTPUT CURRENT TO 10A PEAK
- PROGRAMMABLE CURRENT LIMIT
- INDUSTRY-STANDARD PINOUT
- FET INPUT

APPLICATIONS

- MOTOR DRIVER
- SERVO AMPLIFIER
- SYNCHRO EXCITATION
- AUDIO AMPLIFIER
- PROGRAMMABLE POWER SUPPLY


DESCRIPTION

The OPA541 is a monolithic power amplifier capable of operation from power supplies up to ± 40 V and continuous output currents up to 5A. Internal current limit circuitry can be user-programmed with a single external resistor, protecting the amplifier and load from fault conditions. The OPA541 is fabricated using a proprietary bipolar/FET process.

Pinout is compatible with popular hybrid power amplifiers such as the OPA511, OPA512 and the 3573. The OPA541 uses a single current-limit resistor

to set both the positive and negative current limits. Applications currently using hybrid power amplifiers requiring two current-limit resistors need not be modified.

The OPA541 is available in an industry-standard 8-pin TO-3 hermetic package. The case is isolated from all circuitry, thus allowing it to be mounted directly to a heat sink without special insulators which degrade thermal performance.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS


ELECTRICAL

At $T_{\text{C}} = \pm 25^{\circ}\text{C}$ and $V_{\text{S}} = \pm 35\text{VDC}$ unless otherwise noted.

		c	PA541AM	- 1	OPA			
PARAMETER	CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNITS
INPUT OFFSET VOLTAGE				-				
Vos			±2	±10		±0.1	±1	mV
vs Temperature	Specified temperature range		±20	±40		±15	±30	μV/°C
vs Supply Voltage	$V_S = \pm 10V \text{ to } \pm V_{MAX}$		±2.5	±10		*	*	μV/V
vs Power			±20	±60		*, .	* * .	μV/W
INPUT BIAS CURRENT								
l _B			4	50			*	pΑ
vs Supply Voltage			±10			*	*	pA/V
INPUT OFFSET CURRENT								
los			±1	±30		*	*	pА
	Specified temperature range			5			*	nA
INPUT CHARACTERISTICS								
Common-Mode Voltage Range	Specified temperature range	±(V _s -6)	±(V _s -3)		*	*		ν
Common-Mode Rejection	$V_{CM} = (\pm V_S - 6V)$	95	113	1	*	*		dB
Input Capacitance			5			* * *		pF
Input Impedance, DC			1		1	*		ΤΩ
GAIN CHARACTERISTICS								
Open Loop Gain at 10Hz	$R_L = 6\Omega$	90	97		*	*		dB
Gain-Bandwidth Product			1.6			* *		MHz
OUTPUT								
Voltage Swing	I _o = 5A, Continuous	±(V _s -5.5)	±(V _s -4.5)			*		V
	I ₀ = 2A	±(V _S -4)	$\pm (V_S - 3.6)$			*		٧
	$I_0 = 0.5A$	±(V _S -4)	$\pm (V_{S} - 3.2)$		*	. *		V
Current, Peak		9	10		*	*		Α
AC PERFORMANCE	<u> </u>							
Slew Rate		8	10		*	*	1 1	V/μs
Power Bandwidth	$R_L = 8\Omega$, $V_0 = 20Vrms$	45	55		*	*		kHz
Settling Time to 0.1%	2V Step		2				*	μs
Capacitive Load	Specified temperature range, G = 1	3.3				1 1	*	nF
Dhara Maria	Specified temperature range, G > 10		40	SOA			*	
Phase Margin POWER SUPPLY	Specified temperature range, $R_L = 8\Omega$	L	40				LI	Degree
			100	1 .05	*	105	1	
Power Supply Voltage, ±Vs Current, Quiescent	Specified temperature range	±10	±30	±35	•	±35	±40 *	mA
THERMAL RESISTANCE						L	L	
θ_{JC} , (junction to case)	AC output f > 60Hz	1	1.25	1.5				°C/W
$\theta_{\rm JC}$	DC output		1.4	1.9		*		°C/W
$\theta_{\rm JA}$, (junction to ambient)	No heat sink		30			*		°C/W
TEMPERATURE RANGE	<u> </u>					-		
T _{CASE}	AM, BM	-25		+85	*			°C
	SM	1	l	, ,	-55		+125	°C

^{*}Specification same as OPA541AM

MECHANICAL



NOTE: Leads in true position within 0.010" (0.25mm) R at MMC at seating plane.


Pin numbers shown for reference only. Numbers may not be marked on package.

73,	INC	HES	MILLIM	METERS			
DIM	MIN	MAX	MIN	MAX			
Α	1.510	1.550	38.35	39.37			
В	.745	.770	18.92	19.56			
C	.240	.290	6.10	7.37			
D	.038	.042	0.97	1.07			
E	.080	.105	2.03	2.67			
F	40° B	BASIC	40° E	ASIC			
G	.500 E	BASIC	12.7 E	BASIC			
Н	1.186	BASIC	30.12	BASIC			
J	.593 E	BASIC	15.06	BASIC			
K	.400	.500	10.16	12.70			
Q	.151	.161	3.84	4.09			
R	.980	1.020	24.89	25.91			


ABSOLUTE MAXIMUM RATINGS

Supply Voltage, +Vs to -Vs	90V
Output Current	
Power Dissipation, Internal ⁽¹⁾	125W
Input Voltage: Differential	±Vs
Common-mode	
Temperature: Pin solder, 10s	+300°C
Junction ⁽¹⁾	+150°C
Temperature Range:	
Storage	-65°C to +150°C
Operating (case)	-55°C to +125°C
NOTE: (1) Long term operation at to tion temperature will result in red Derate internal power dissipation to a	uced product life.

CONNECTION DIAGRAM





ORDERING INFORMATION




TYPICAL PERFORMANCE CURVES

 $T_A = +25$ °C, $V_S = \pm 35$ VDC unless otherwise noted







CURRENT LIMIT VS RESISTANCE LIMIT



CURRENT LIMIT VS RESISTANCE LIMIT VS TEMPERATURE



DYNAMIC RESPONSE



INSTALLATION INSTRUCTIONS

POWER SUPPLIES

The OPA541 is specified for operation from power supplies up to ±40V. It can also be operated from unbalanced or single power supply as long as the total power supply voltage does not exceed 80V. The power supplies should be bypassed with low series impedance capacitors such as ceramic or tantalum. These should be located as near as practical to the amplifier's power supply pins. Good power amplifier circuit layout is, in general, like good high frequency layout. Consider the path of large power supply and output currents. Avoid routing these connections near low-level input circuitry to avoid waveform distortion and oscillations.

CURRENT LIMIT

Internal current limit circuitry is controlled by a single external resistor, $R_{\rm CL}$. Output load current flows through this external resistor. The current limit is activated when the voltage across this resistor is approximately a base-

emitter turn-on voltage. The value of the current limit resistor is approximately:

$$R_{\rm CL} = \frac{0.809}{|I_{\rm LIM}|} - 0.057$$

The current limit value decreases with increasing temperature due to the temperature coefficient of a base-emitter junction voltage. Similarly, the current limit value increases at low temperatures. Current limit versus resistor value and temperature effects are shown in the Typical Performance Curves.

The adjustable current limit can be set to provide protection from short circuits. The safe short-circuit current depends on power supply voltage. See the discussion on Safe Operating Area to determine the proper current limit value.

Since the full load current flows through $R_{\rm CL}$, it must be selected for sufficient power dissipation. For a 5A current limit, the dissipation of $R_{\rm CL}$ will be 3.25W for 5A continuous currents. Sinusoidal output will create dissipation according to the rms load current. Thus for the same 5A current limit, AC peaks would be limited to 5A, but the rms current would be 3.5A and a resistor with a lower power rating could be used. Some applications

(such as voice amplification) are assured of signals with much lower duty cycles, allowing a current resistor with a lower power rating. Wire-wound resistors may be used for $R_{\rm CL}$. Some wire-wound resistors, however, have excessive inductance and may cause loop-stability problems. Be sure to evaluate circuit performance with resistor type planned for production to assure proper circuit operation.

HEAT SINKING

Power amplifiers are rated by case temperature, not ambient temperature as with signal op amps. The maximum allowable power dissipation is a function of the case temperature as shown on the power derating curve. All points on the power derating slope produce a maximum internal junction temperature of +150°C. Sufficient heat sinking must be provided to keep the case temperature within safe bounds for the maximum ambient temperature and power dissipation. The thermal resistance of the heat sink required may be calculated by:

$$\theta_{\rm HS} = \frac{T_{\rm CASE} - T_{\rm AMBIENT}}{P_{\rm D} ({\rm max})}$$

Commercially available heat sinks often specify their thermal resistance. These ratings are often suspect, however, since they depend greatly on the mounting environment and air flow conditions. Actual thermal performance should be verified by measurement of case temperature under the required load and environmental conditions.

No insulating hardware is required when using the TO-3 package. Since mica and other similar insulators typically add approximately 0.7°C/W thermal resistance, their

elimination significantly improves thermal performance. See Burr-Brown Application Note AN-83 for further details on heat sinking.

SAFE OPERATING AREA

The safe operating area (SOA) plot provides comprehensive information on the power handling abilities of the OPA541. It shows the allowable output current as a function of the voltage across the conducting output transistor (see Figure 1). This voltage is equal to the power supply voltage minus the output voltage. For example, as the amplifier output swings near the positive power supply voltage, the voltage across the output transistor decreases and the device can safely provide large output currents demanded by the load.

Short circuit protection requires evaluation of SOA. When the amplifier output is shorted to ground, the full power supply voltage is impressed across the conducting output transistor. The current limit must be set to a value which is safe for the power supply voltage used. For instance, with $V_s \pm 35V$, a short to ground would force 35V across the conducting power transistor. A current limit of 1.8A would be safe.

Reactive, or EMF-generating, loads such as DC motors can present difficult SOA requirements. With a purely reactive load, output voltage and load current are 90° out of phase. Thus, peak output current occurs when the output voltage is zero and the voltage across the conducting transistor is equal to the full power supply voltage. See Burr-Brown Application Note AN-123 for further information on evaluating SOA.




FIGURE 1. Safe Operating Area.







OPA600

Fast-Settling Wideband OPERATIONAL AMPLIFIER

FEATURES

GAIN BANDWIDTH PRODUCT: 5GHz
 FAST SETTLING: 80ns to ±0.1%

100ns to ±0.01%

• -25°C to +85°C AND

-55°C to +125°C TEMPERATURE RANGES

• ±10V OUTPUT: 200mA

APPLICATIONS

- FAST VCO
- HIGH-SPEED D/A CONVERTER OUTPUT AMPLIFIER
- VIDEO AMPLIFIER
- HIGH-SPEED ADC DRIVER
- LOW-DISTORTION AMPLIFIER
- TRANSMISSION LINE BUFFER

DESCRIPTION


The OPA600 is a wideband operational amplifier specifically designed for fast settling to $\pm 0.01\%$ accuracy. It is stable, easy to use, has good phase margin with minimum overshoot, and it has excellent DC performance. It utilizes an FET input stage to give low input bias current. Its DC stability over temperature is outstanding. The slew rate exceeds $400V/\mu s$. All of this combines to form an outstanding amplifier for large and small signals.

High accuracy with fast settling time is achieved by using a high open-loop gain which provides the accuracy at high frequencies. The thermally balanced design maintains this accuracy without droop or thermal tail. External frequency compensation allows

the user to optimize the settling time for various gains and load conditions.

The OPA600 is useful in a broad range of video, high speed test circuits and ECM applications. It is particularly well suited to operate as a voltage controlled oscillator (VCO) driver. It makes an excellent digital-to-analog converter output amplifier. It is a workhorse in test equipment where fast pulses, large signals, and 50Ω drive are important. It is a good choice for sample/holds, integrators, fast waveform generators, and multiplexers.

The OPA600 is specified over the industrial temperature range (OPA600BM, CM) and military temperature range (OPA600SM, TM). The OPA600 is housed in a welded, hermetic metal package.



SPECIFICATIONS

ELECTRICAL


At $V_{CC} = \pm 15$ VDC and $T_A = +25$ °C unless otherwise specified.

		OP/	A600CM,	TM ⁽¹⁾	OP	A600BM,	SM	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ОUТРUТ								
Voltage Current	$\begin{aligned} R_L &= 2k\Omega \\ R_L &= 50\Omega^{(2)} \\ R_L &= 50\Omega^{(2)} \end{aligned}$	±10 ±9 ±180	±200		*	*		V V mA
Current Pulse Resistance Short-Circuit Current	$R_L = 50\Omega^{(3)}$ Open loop DC To COMMON only, $t_{MAX} = 1s^{(4)}$	±180	±200 75 250	300	*			mA Ω mA
	TO COMMON OTTY, IMAX — 15	L	250	300				I MA
DYNAMIC RESPONSE	T	T						r
Settling Time ⁽⁵⁾ : to $\pm 0.01\%$ (± 1 mV) to $\pm 0.1\%$ (± 10 mV) to $\pm 1\%$ (± 100 mV)	$\Delta V_{OUT} = 10V$ $\Delta V_{OUT} = 10V$ $\Delta V_{OUT} = 10V$		100 80 70	125 105 95		*	*	ns ns ns
Gain-Bandwidth Product (open-loop)	$C_c = 0pF, G = 1V/V$ $C_c = 0pF, G = 10V/V$ $C_c = 0pF, G = 100V/V$ $C_c = 0pF, G = 1000V/V$ $C_c = 0pF, G = 10,000V/V$ $C_c = 0pF, G = 10,000V/V$		150 500 1.5 5			•		MHz MHz GHz GHz GHz
Bandwidth (-3dB small signal) ⁽⁶⁾	G = +1V/V G = -1V/V G = -10V/V G = -100V/V G = -1000V/V		125 90 95 20 6			*		MHz MHz MHz MHz MHz
Full Power Bandwidth	$V_{OUT} = \pm 5V$, $G = -1V/V$, $C_C = 3.3pF$, $R_L = 100\Omega$		16			*		MHz
Siew Rate	$V_{\text{OUT}} = \pm 5 \text{V, G} = -1000 \text{V/V, C}_{\text{C}} = 0 \text{pF, R}_{\text{L}} = 100 \Omega$ $V_{\text{OUT}} = \pm 5 \text{V, G} = -1 \text{V/V}^{(4)}$	400	500 440			* *		V/μs V/μs
Phase Margin	$G = -1V/V$, $C_C = 3.3pF$		40		-			Degrees
GAIN								
Open-Loop Voltage Gain	$f = DC$, $R_L = 2k\Omega$, $T_A = +25$ °C	86	94		•	•		dB
INPUT								
Offset Voltage ⁽⁷⁾	$T_A = +25^{\circ}C$ $T_A = -25^{\circ}C$ to +85°C $T_A = -55^{\circ}C$ to +125°C		±1	±4 ±5 ±6		±2	±5 ±10 ±15	mV mV mV
Offset Voltage Drift	$T_A = -25$ °C to +85°C $T_A = -55$ °C to +125°C			±20 ±20			±80 ±100	μV/°C μV/°C
Bias Current	$T_A = +25^{\circ}C$ $T_A = -25^{\circ}C$ to +125°C		20 20	-100 -100		•	* *	pA nA
Offset Current	$T_A = +25^{\circ}C$ $T_A = -55^{\circ}C$ to +125°C		20 20			*		pA nA
Power Supply Rejection Ratio Common-Mode Voltage Range Common-Mode Rejection Ratio Impedance Voltage Noise	$V_{\text{CC}} = \pm 15V, \pm 1V$ $V_{\text{CM}} = -5V \text{ to } +5V$ Differential and Common-Mode 10kHz Bandwidth	-10 60	80 10 ¹¹ 2 20	500 +7	*	*	•	μV/V V dB Ω∥pF nV/√H;
POWER SUPPLY								
Rated (Vcc) Operating Range Quiescent Current		±9	±15 ±30	±16 ±38	*		*	VDC VDC mA
TEMPERATURE RANGE (Ambient)(8)								
Operating: BM, CM SM, TM Storage θ_{JC} , (junction to case) θ_{CA} , (case to ambient		-25 -55 -65	30 35	+85 +125 +150		*	*	%\≎ \≎ \≎ \≎ \≎ \≎ \≎

^{*}Specification same as OPA600CM, TM.

NOTES: (1) BM, CM grades: -25° C to $+85^{\circ}$ C. SM, TM grades: -55° C to $+125^{\circ}$ C. (2) Pin 9 connected to $+V_{CC}$, pin 7 connected to $-V_{CC}$. Observe power dissipation ratings. (3) Pin 9 and pin 7 open. Single pulse t = 100ns. Observe power dissipation ratings. (4) Pin 9 and pin 7 open. See section on Current Boost. (5) G = -10/V. Optimum settling time and slew rate achieved by individually compensating each device. Refer to section on Compensation. (6) Frequency compensation as discussed in section on Compensation. (7) Adjustable to zero. (8) Heat Sink (optional): IERC LBOCI-72CB with 2 each DCV-1B Clamps.


MECHANICAL



ORDERING INFORMATION

	OPA600 B M Q
Performance Grade	
Package ————————————————————————————————————	
Hi-Reliability Q-Screening ———— (optional)	

CONNECTION DIAGRAM



NOTES: (1) Refer to Figure 4 for recommended frequency compensation. (2) Connect pin 9 to pin 12 and connect pin 7 to pin 6 for maximum output current. See Application Information for further information. (3) Bypass each power supply lead as close as possible to the amplifier pins. A 1µF CS13 tantalum capacitor is recommended. (4) There is no internal connection. An external connection may be made. (5) It is recommended that the amplifier be mounted with the case in contact with a ground plane for good thermal transfer and optimum AC performance.


ABSOLUTE MAXIMUM RATINGS(1)


ı	Supply Voltage, +Vcc to -Vcc
ı	Power Dissipation, At T _{CASE} +125°C ⁽²⁾
1	
1	Input Voltage: Differential
1	Common-Mode±Vcc
1	Output Short Circuit Duration to Common <5sec
	Temperature: Pin (soldering, 20sec) +300°C
	Junction ⁽¹⁾ , T _J +175°C
	Temperature Range: Storage −65°C to +150°C
1	Operating (case)55°C to +125°C


NOTES: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. (2) Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF.

TYPICAL PERFORMANCE CURVES

Typical at $T_A = +25$ °C and $\pm V_{CC} = 15$ VDC, unless otherwise specified).







INSTALLATION AND OPERATION

WIRING PRECAUTIONS

The OPA600 is a wideband, high frequency operational amplifier with a gain-bandwidth product exceeding 5GHz. This capability can be realized by observing a few wiring precautions and using high frequency layout techniques. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths and should be as short as possible. The entire physical circuit should be as small as is practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the input terminals of the amplifier and compensation pins. Stray signal coupling from the output to the input should be minimized. All circuit element leads should be as short as possible and low values of resistance should be used. This will give the best circuit performance as it will minimize the time constants formed with the circuit capacitances and will eliminate stray, unwanted tuned circuits.

Grounding is the most important application consideration for the OPA600, as it is with all high frequency circuits. Ultra-high frequency transistors are used in the design of the OPA600 and oscillations at frequencies of 500MHz and above can be stimulated if good grounding

techniques are not used. A ground plane is highly recommended. It should connect all areas of the pattern side of the printed circuit that are not otherwise used. The ground plane provides a low resistance, low inductance common return path for all signal and power returns. The ground plane also reduces stray signal pickup.

Point-to-point wiring is not recommended. However, if point-to-point wiring is used, a single-point ground should be used. The input signal return, the load signal return and the power supply common should all be connected at the same physical point. This eliminates common current paths or ground loops which can cause unwanted feedback.

Each power supply lead should be bypassed to ground as near as possible to the amplifier pins. A 1μ F CS13 tantalum capacitor is recommended. A parallel 0.01μ F ceramic may be added if desired. This is especially important when driving high current loads. Properly bypassed and modulation-free power supply lines allow full amplifier output and optimum settling time performance.

OPA600 circuit common is connected to pins 1 and 13; these pins should be connected to the ground plane. The input signal return, load return, and power supply common should also be connected to the ground plane.

The case of the OPA600 is internally connected to circuit common, and as indicated above, pins I and I3 should be connected to the ground plane. Ideally, the case should be mechanically connected to the ground plane for good thermal transfer, but because this is difficult in practice, the OPA600 should be fully inserted into the printed circuit board with the case very close to the ground plane to make the best possible thermal connection. If the case and ground plane are physically connected or are in close thermal proximity, the ground plane will provide heat sinking which will reduce the case temperature rise. The minimum OPA600 pin length will minimize lead inductance, thereby maximizing performance.

COMPENSATION

The OPA600 uses external frequency compensation so that the user may optimize the bandwidth or settling time for his particular application. Several performance curves aid in the selection of the correct compensations capacitance value. The Bode plot shows amplitude and phase versus frequency for several values of compensation. A related curve shows the recommended compensation capacitance versus closed-loop gain.

Figure 1 shows a recommended circuit schematic. Component values and compensation for amplifiers with several different closed-loop gains are shown. This circuit will yield the specified settling time. Because each device is unique and slightly different, as is each user's circuit, optimum settling time will be achieved by individually compensating each device in its own circuit, if desired. A 10% to 20% improvement in settling time has been experienced from the values indicated in the Electrical Specifications table.




FIGURE 1. Recommended Amplifier Circuits and Frequency Compensation.

The primary compensation capacitors are C_1 and C_2 (see Figure 1). They are connected between pins 4 and 5 and between pins 11 and 14. Both C_1 and C_2 should be the same value. As Figure 1 and the performance curves show, larger closed-loop configurations require less capacitance and improved gain-bandwidth product can be realized. Note that no compensation capacitor is required for closed-loop gains equal to or above 100V/V. If upon initial application the user's circuit is unstable, and remains so after checking for proper bypassing, grounding, etc., it may be necessary to increase the compensation slightly to eliminate oscillations. Do not over compensate. It should not be necesary to increase C_1 and C_2 beyond 10pF to 15pF. It may also be necessary to individually optimize C_1 and C_2 for improved performance.

The flat high frequency response of the OPA600 is preserved and high frequency peaking is minimized by connecting a small capacitor in parallel with the feedback resistor (see Figure 1). This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier, typically 2pF, and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. It will typically be 2pF for a clean layout using low resistances $(1k\Omega)$ and up to 10pF for circuits using larger resitances. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closed-loop gains are required, a three-resistor attenuator is recommended to avoid using a large value resistor with its long time constant.

CAPACITIVE LOADS

The OPA600 will drive large capacitive loads (up to 100pF) when properly compensated and settling times of under 150ns are achievable. The effect of a capacitive load is to decrease the phase margin of the amplifier, which may cause high frequency peaking or oscillations. A solution is to increase the compensation capacitance, somewhat slowing the amplifier's ability to respond. The recommended compensation capacitance value as a function of load capacitance is shown in Figure 2. (Use two capcitors, each with the value indicated.) Alternately, without increasing the OPA600's compensation capacitance, the capacitive load may be buffered by connecting a small resistance, usually 5Ω to 50Ω , in series with the Output, pin 8.

For very-large capacitive loads, greater than 100pF, it will be necessary to use doublet compensation. Refer to Figure 3 and discussion on slew rate. This places the dominant pole at the input stage. Settling time will be approximately 50% slower; slew rate should increase. Load capacitance should be minimized for optimum high frequency performance.

Because of its large output capability, the OPA600 is particularly well suited for driving loads via coaxial




FIGURE 2. Capacitive Load Compensation and Response.

cables. Note that the capacitance of coaxial cable (29pF/foot of length for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the magnitude of the output transition, a 10V step.

Settling time is a complete dynamic measure of the OPA600's total performance. It includes the slew rate time, a large signal dynamic parameter, and the time to accurately reach the final value, a small signal parameter that is a function of bandwidth and open-loop gain. Performance curves show the OPA600 settling time to $\pm 1\%$, $\pm 0.1\%$, and $\pm 0.01\%$. The best settling time is achieved in low closed-loop gain circuits.

Settling time is dependent upon compensation. Undercompensation will result in small phase margin, overshoot or instability. Over-compensation will result in poor settling time.

Figure 1 shows the recommended compensation to yield the specified settling time. Improved or optimum settling time may be achieved by individually compensating each device in the user's circuit since individual devices vary slightly from one to another, as do user's circuits.

SLEW RATE

Slew rate is primarly an output, large signal parameter. It has virtually no dependence upon the closed-loop gain or small signal bandwidth. Slew rate is dependent upon compensation and decreasing the compensation capacitor value will increase the available slew rate as shown in the performance curve.

The OPA600 slew rate may be increased by using an alternate compensation as shown in Figure 3. The slew rate will increase between 700 and $800V/\mu s$ typical, with 0.01% settling time increasing to between 175 and 190ns typical, and 0.1% settling time increasing to between 110 and 120ns typical.




FIGURE 3. Amplifier Circuit for Increased Slew Rate.

For alternate doublet compensation refer to Figure 3. For a closed-loop gain equal to -1, delete C_1 and C_2 and add a series RC circuit (R = 22Ω , C = 0.01μ F) between pins 14 and 4. Make no connections to pins 11 and 5. Absolutely minimze the capacitance to these pins. If a connector is used for the OPA600, it is recommended that sockets for pins 11 and 5 be removed. For a PC board mount, it is recommended that the PC board holes be overdrilled for pins 11 and 5 and adjacent ground plane copper be removed. Effectively this compensation places the dominant pole at the input stage, allowing the output stage to have no compensation and to slew as fast as possible. Bandwidth and settling time are impaired only slightly. For closed-loop gains other than -1, different values of R and C may be required.

OFFSET ADJUSTMENT

The offset voltage of the OPA600 may be adjusted to zero by connecting a $5k\Omega$ resistor in series with a $10k\Omega$ linear potentiometer in series with another $5k\Omega$ resistor between pins 2 and 15, as shown in Figure 4. It is important that one end of each of the two resistors be located very close to pins 2 and 15 to isolate and avoid loading these sensitive terminals. The potentiometer should be a small noninductive type with the wiper connected to the positive supply. The leads connecting these components should be short, no longer than 0.5-inch, to avoid stray capacitance and stray signal pick-up. If the potentiometer must be located away from the immediate vicin-




FIGURE 4. Offset Null Circuit.

ity of the OPA600, extreme care must be observed with the sensitive leads. Locate the two $5k\Omega$ resistors very close to pins 2 and 15.

Never connect $+V_{CC}$ directly to pin 2 or 15. Do not attempt to eliminate the $5k\Omega$ resistors because at extreme rotation, the potentiometer will directly connect $+V_{CC}$ to pin 2 or 15 and permanent damage will result.

Offset voltage adjustment is optional. The potentiometer and two resistors are omitted when the offset voltage is considered sufficiently low for the particular application. For each microvolt of offset voltage adjusted, the offset voltage temperature sensitivity will change by $\pm 0.004 \mu V/^{\circ}C$.

CURRENT BOOST

External ability to bypass the internal current limiting resistors has been provided in the OPA600. This is referred to as current boost. Current boost enables the OPA600 to deliver large currents into heavy loads (± 200 mA at ± 10 V). To bypass the resistors and activate the current boost, connect pin 7 to $-V_{CC}$ at pin 6 with a short lead to minimize lead inductance and connect pin 9 to $+V_{CC}$ at pin 12 with a short lead.

CAUTION—Activating current boost by bypassing the internal current limiting resistors can permanently damage the OPA600 under fault conditions. See section on short circuit protection.

Not activating current boost is especially useful for initial breadboarding. The 50Ω ($\pm 5\%$) current limiting resistor in the collector circuit of each of the output transistors causes the output transistors to saturate; this limits the power dissipation in the output stage in case of a fault. Operating with the current boost not activated may also be desirable with small-signal outputs (i.e., $\pm 1V$) or when the load current is small.

Each resistor is internally capacitively-bypassed $(0.01\mu F, \pm 20\%)$ to allow the amplifier to deliver large pulses of current, such as to charge diode junctions or circuit capacitance and still respond quickly. The length of time that

the OPA600 can deliver these current pulses is limited by the RC time constant.

The internal voltage drops, output voltage available, power dissipation, and maximum output current can be determined for the user's application by knowing the load resistance and computing:

$$V_{OUT} = 14 \left[R_{LOAD} \div (50 + R_{LOAD}) \right]$$

This applies for R_{LOAD} less than 100Ω and the current boost not activated. When R_{LOAD} is large, the peak output voltage is typically $\pm 11V$, which is determined by other factors within the OPA600.

SHORT-CIRCUIT PROTECTION

The OPA600 is short-circuit-protected for momentary short to common (<5s), typical of those enountered when probing a circuit during experimental breadboarding or troubleshooting. This is true only if pins 7 and 9 are open (current boost not activated). An internal 50Ω resistor is in series with the collector of each of the output transistors, which under fault conditions will cause the output transistors to saturate and limit the power dissipation in the output stage. Extended application of an output short can damage the amplifier due to excessive power dissipation.

The OPA600 is not short-circuit-protected when the current boost is activated. The large output current capability of the OPA600 will cause excessive power dissipation and permanent damage will result even for momentary shorts to ground.

Output shorts to either supply will destroy the OPA600 whether the current boost is activated or not.

HEAT SINKING AND POWER DISSIPATION

The OPA600 is intended as a printed circuit board mounted device, and as such does not require a heat sink. It is specified for ambient temperature operation from -55°C to +125°C. However, the power dissipation must be kept within safe limits. At extreme temperature and under full load conditions, some form of heat sinking will be necessary. The use of a heat sink, or other heat dissipating means such as proximity to the ground plane, will result in cooler operating temperatures, better temperature performance, and improved reliability.

It may be necessary to physically connect the OPA600 to the printed circuit board ground plane, attach fins, tabs, etc., to dissipate the generated heat. Because of the wide variety of possibilities, this task is left to the user. For all applications it is recommended that the OPA600 be fully inserted into the printed circuit board and that the pin length be short. Heat will be dissipated through the ground plane and the AC performance will be its best.

With a maximum case temperature of $+125^{\circ}$ C and not exceeding the maximum junction of $+175^{\circ}$ C, a maximum power dissipation of 600 mW is allowed in either output transistor.

TESTING

For static and low frequency dynamic measurements, the OPA600 may be tested in conventional operational amplifier test circuits, provided proper ground techniques are observed, excessive lead lengths are avoided, and care is maintained to avoid parasitic oscillations. The circuit in Figure 3 is recommended for low frequency functional testing, incoming inspection, etc. This circuit is less susceptible to stray capacitance, excessive lead length, parasitic tuned circuits, changing capacitive loads, etc. It does not yield optimum settling time. We recommend placing a resistor (approximately 300Ω) in series with each piece of test equipment, such as a DVM, to isolate loading effects on the OPA600.

To realize the full performance capabilities of the OPA600, high frequency techniques must be employed and the test fixture must not limit the amplifier. Settling time is the most critical dynamic test and Figure 5 shows a recommended OPA600 settling time test circuit schematic. Good grounding, truly square drive signals, minimum stray coupling, and small physical size are important.

The input pulse generator must have a flat topped, fast settling pulse to measure the true settling time of the amplifier. A circuit that generates a $\pm 5V$ flat topped pulse is shown in Figure 6.




FIGURE 5. Settling Time and Slew Rate Test Circuit.




FIGURE 6. Flat Top Pulse Generator.





OPA602

ADVANCE INFORMATION Subject to Change

High-Speed Precision Difet OPERATIONAL AMPLIFIER

FEATURES

• WIDE BANDWIDTH: 6.4MHz • HIGH SLEW RATE: 35V/µs LOW OFFSET: ±250µV max • LOW BIAS CURRENT: ±1pA max • FAST SETTLING: 1µs to 0.01%

• UNITY-GAIN STABLE

APPLICATIONS PRECISION INSTRUMENTATION

- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DATA CONVERSION

DESCRIPTION


The OPA602 is a precision, wide bandwidth FET operational amplifier. Monolithic Difet (dielectrically isolated FET) construction provides an unusual combination of high speed and accuracy.

Its wide bandwidth design minimizes dynamic errors. High slew rate and fast-settling behavior allow accurate signal processing in pulse and data conversion applications. Wide bandwidth and low distortion characteristics provide high performance in frequency-domain circuitry. All dynamic and DC specifications are rated with a $1k\Omega$ resistor in parallel with 500pF load impedance. The OPA602 is unity-gain stable and easily drives capacitive loads up to 1500pF.

Laser-trimmed input circuitry provides offset voltage and drift performance normally associated with precision bipolar op amps. Difet construction achieves extremely low input bias currents (1pA max) without compromising input voltage noise.

The OPA602's unique input cascode circuitry maintains low input bias current and precise input characteristics over its full input common-mode voltage range.

Difet ® Burr-Brown Corp.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS


ELECTRICAL

At $V_S = \pm 15 VDC$ and $T_A = +25 ^{\circ}C$ unless otherwise noted.


			DPA602A	M	OP	A602BM	/SM		OPA602C	M	UNITS nV/√Hz nV/√Hz nV/√Hz nV/√Hz μVrms μVp-p fA/-Φ fA/-Hz μV μV μV μV αB
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT NOISE Voltage: fo = 10Hz fo = 100Hz fo = 1kHz fo = 10kHz			* * *		1	23 19 13 12			* * *		nV/√Hz nV/√Hz
$\begin{split} f_B &= 10 \text{Hz to } 10 \text{kHz} \\ f_B &= 0.1 \text{Hz to } 10 \text{Hz} \\ \text{Current: } f_B &= 0.1 \text{Hz to } 10 \text{Hz} \\ f_0 &= 0.1 \text{Hz to } 20 \text{kHz} \end{split}$			* * *			1.4 0.95 12 0.6			* * *		μVrms μVp-p fAp-p
OFFSET VOLTAGE Input Offset Voltage Over Specified Temp. Average Drift Supply Rejection	$V_{CM} = 0VDC$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $\pm V_S = 12V \text{ to } 18V$	70	±300 ±550 *	±1000	80	±150 ±250 ±3 100	±500 ±1000 ±5	86	±100 ±200 ±1	±250 ±500 ±2	μV μV/°C
BIAS CURRENT Input Bias Current Over Specified Temp. SM Grade	V _{CM} = 0VDC		±2 ±20	±10 ±500		±1 ±20 ±200	±2 ±200 ±2000		±0.5 ±10	±1 ±100	pA pA pA
OFFSET CURRENT Input Offset Current Over Specified Temp. SM Grade	V _{CM} = 0VDC		1 20	10 500		0.5 20 200	2 200 1000		0.5 10	1 100	pA pA pA
INPUT IMPEDANCE Differential Common-Mode			*			10 ¹³ 1 10 ¹⁴ 3			*		Ω∥pF Ω∥pF
INPUT VOLTAGE RANGE Common-Mode Input Range			*		±10.2	+13, 11		•	*		٧
Common-Mode Rejection	$V_{IN} = \pm 10VDC$	75	*		88	100		92	*		dB
OPEN LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 1k\Omega$	75			88	100		92	•		dB
FREQUENCY RESPONSE Gain Bandwidth Full Power Response Slew Rate Settling Time: 0.1% 0.01%	$\begin{aligned} & \text{Gain} = 100 \\ & 20\text{Vp-p, R}_{\text{L}} = 1\text{k}\Omega \\ & \text{V}_{\text{O}} = \pm 10\text{V, R}_{\text{L}} = 1\text{k}\Omega \\ & \text{Gain} = -1, \text{R}_{\text{L}} = 1\text{k}\Omega \\ & \text{C}_{\text{L}} = 500\text{pF, }10\text{V step} \end{aligned}$	3.5 20	* * * *		4 24	6.5 570 35 0.7 1.0		5 28	* * *		MHz kHz V/μs μs μs
RATED OUTPUT Voltage Output	$R_L = 1k\Omega$	±11			±11.5	+12.9, -13.8			*	*	٧
Current Output Output Resistance Load Capacitance Stability Short Circuit Current	$V_0 = \pm 10$ VDC 1MHz, open loop Gain = +1	±25	*		±15	±20 80 1500 ±50		*	*		mA Ω pF mA
POWER SUPPLY Rated Voltage Voltage Range,			*			±15		1			VDC
Derated Performance Current, Quiescent Over Specified Temp.	I _O = 0mADC	*	*	*	±5	3 3.5	±18 4 4.5		*	*	VDC mA mA
TEMPERATURE RANGE Specification SM Grade Operating Storage θ Junction-Ambient	Ambient temp. Ambient temp. Ambient temp.	*	*	*	-25 -55 -55 -65	200	+85 ±125 +125 +150	*			္ဂ် နှင်္ဂင္ဂင် န

^{*}Specification same as OPA602BM

ORDERING INFORMATION




CONNECTION DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Supply	±18VDC
Internal Power Dissipation (T _J ≤ +175°C)	+1000mW
Differential Input Voltage	Total Vs
Input Voltage Range	±Vs
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering 10 seconds)	+300°C
Output Short-Circuit to ground (+25°C) Cor	tinuous to ground
Junction Temperature	+175°C


MECHANICAL





TYPICAL PERFORMANCE CURVES

 $T_A = +25$ °C, $V_S = \pm 15$ VDC unless otherwise noted.











TYPICAL PERFORMANCE CURVES (CONT) $T_A = +25^{\circ}\text{C}$, $V_S = \pm 15\text{VDC}$ unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT) $T_A = +25^{\circ}\text{C}$, $V_S = \pm 15\text{VDC}$ unless otherwise noted.



APPLICATIONS INFORMATION




FIGURE 1. Settling Time and Slew Rate Test Circuit.





FIGURE 2. Offset Voltage Trim.





OPA633

High Speed BUFFER AMPLIFIER

FEATURES

WIDE BANDWIDTH: 275MHz
 HIGH SLEW RATE: 2500V/μs

HIGH OUTPUT CURRENT: 100mA
 LOW OFFSET VOLTAGE: 1.5mV

REPLACES HA-5033

 IMPROVED PERFORMANCE/PRICE: LH0033, LTC1010. H0S200

DESCRIPTION


The OPA633 is a monolithic unity-gain buffer amplifier featuring very wide bandwidth and high slew rate. A dielectric isolation process incorporating both NPN and PNP high frequency transistors achieves performance unattainable with conventional integrated circuit technology. Laser trimming provides low input offset voltage.

High output current capability allows the OPA633 to drive 50Ω and 75Ω lines, making it ideal for RF, IF and video applications. Low phase shift allows the OPA633 to be used inside amplifier feedback loops thus bringing high current output and ability to drive capacitive loads to many circuit applications.

The OPA633 is available in the 12-pin TO-8 hermetic metal package with -25°C to +85°C and -55°C to +125°C temperature ranges and a low cost plastic DIP package specified for operation from 0°C to +75°C.

APPLICATIONS

- OP AMP CURRENT BOOSTER
- VIDEO BUFFER
- LINE DRIVER
- A/D CONVERTER INPUT BUFFER



International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

SPECIFICATIONS

ELECTRICAL


At +25°C, $V_S=\pm 12V$, $R_S=50\Omega$, $R_L=100\Omega$, $C_L=10pF$ unless otherwise noted.

			PA633A	Н	(DPA633S	н		UNITS MHz MHz V/μs ns % ns % v ν ν ν MA Ω V/V V/V V/V mV		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MHz MHz V/µs ns ns s % ns Degree: % % v mA
FREQUENCY RESPONSE											
Small Signal Bandwidth Full Power Bandwidth Slew Rate Rise Time, 10% to 90% Propagation Delay	$V_O=1Vrms, R_L=1k\Omega$ $V_O=10V, V_S=\pm15V, R_L=1k\Omega$ $V_O=500mV$	1000	275 65 2500 2.5		•	* * *			260 40 * *		MHz V/µs ns ns
Overshoot Settling Time, 0.1% Differential Phase Error ⁽¹⁾ Differential Gain Error ⁽¹⁾ Total Harmonic Distortion	$\begin{aligned} &V_{O}=1Vrms, R_{L}=1k\Omega, f=100kHz\\ &V_{O}=1Vrms, R_{L}=100\Omega, f=100kHz \end{aligned}$		10 50 0.1 0.1 0.005 0.02			* ** ** ** ** ** ** ** ** ** ** ** ** *			*		ns Degrees % %
OUTPUT CHARACTERIST	ics			5 4							-
Voltage Current Resistance	$T_A = T_{MIN}$ to T_{MAX} $R_L = 1k\Omega$, $V_S = \pm 15V$	±8.0 ±11 ±80	±10 ±13 ±100 5		*	*		*			V mA
TRANSFER CHARACTERIS	STICS	<u> </u>									.
Gain	$R_L = 1k\Omega$ $T_A = T_{MIN} \text{ to } T_{MAX}$	0.93	0.95 0.99 0.95		*	:		*	:		V/V
INPUT						100	-				
Offset Voltage vs Temperature vs Supply Bias Current Noise Voltage Resistance Capacitance	$\begin{split} T_A &= +25^{\circ}C \\ T_A &= T_{MIN} \text{ to } T_{MAX} \\ T_A &= T_{MIN} \text{ to } T_{MAX} \\ T_A &= +25^{\circ}C \\ T_A &= T_{MIN} \text{ to } T_{MAX} \\ 10 \text{Hz to } 1 \text{MHz} \end{split}$	54	±1.5 ±5 ±33 72 ±15 ±20 20 1.5 1.6	±15 ±25 ±35 ±50		*	*	•	±5 ±6 * * *		
POWER SUPPLY											
Rated Supply Voltage Operating Supply Voltage Current, Quiescent	Specified performance Derated performance $l_0 = 0$ $l_0 = 0$, $T_A = T_{MIN}$ to T_{MAX}	±5	±12 21 21	±16 25 30	•	*	*	•	•	*	V V mA mA
TEMPERATURE RANGE											
Specification, Ambient Operating, Ambient θ Junction, Ambient ⁽²⁾ θ Junction, Case ⁽²⁾		-25 -55	99 31	+85 +125	−55 *	*	+125	0 25	90 27	+75 +85	°C °C/W °C/W

^{*} Specification same as OPA633AH.

NOTES: (1) Differential phase error in video transmission systems is the change in phase of a color subcarrier resulting from a change in picture signal from blanked to white. Differential gain error is the change in amplitude at the color subcarrier frequency resulting from a change in picture signal from blanked to white. (2) Recommended heat sinks for the TO-8 package are: Thermalloy 2204A with $\theta_{SA} = 27^{\circ}\text{C/W}$ and IERC Up TO-8-48CB, $\theta_{SA} = 10^{\circ}\text{C/W}$.


CONNECTION DIAGRAMS




ABSOLUTE MAXIMUM RATINGS


Power Supply, ±V _s	+20V
Input Voltage V _{IN} +V _S + 2 to -	
Output Current (peak) ±	200mA
Internal Power Dissipation (25°C): TO-8 (H)	1.75W
DIP (P)	
Junction Temperature	200°C
Storage Temperature Range: TO-865°C to	+150°C
DIP −40°C to	
Lead Temperature (soldering, 60s)	300°C


MECHANICAL







TYPICAL PERFORMANCE CURVES














TYPICAL PERFORMANCE CURVES (CONT)















TYPICAL PERFORMANCE CURVES (CONT)



INSTALLATION AND OPERATION

CIRCUIT LAYOUT

As with any high frequency circuitry, good circuit layout technique must be used to achieve optimum performance. A circuit-board layout is provided which demonstrates the principles of good layout. Most of the applications circuits shown can be evaluated using this circuit board.

Pinout of the TO-8 package version has been designed for maximum compatibility with other buffer amplifiers. Pins 1 and 12 are internally connected to $+V_s$. Pins 9 and 10 are internally connected to $-V_s$. This allows the OPA633 to be used in applications presently using the LH0033 buffer amplifier. Only one of the power supply connections for $+V_s$ and $-V_s$ must be connected for proper operation.

Power supply connections must be bypassed with high frequency capacitors. Many applications benefit from the use of two capacitors on each power supply—a ceramic capacitor for good high frequency decoupling and a tantalum type for lower frequencies. They should be located as close as possible to the buffer's power supply pins. A large ground plane is used to minimize high frequency ground drops and stray coupling.

The case of the TO-8 package is connected to pin 2, which should be grounded. Pin 6 of the DIP package connects to the substrate of the integrated circuit and should be connected to ground. In principle it could also be connected to $+V_S$ or $-V_S$, but ground is preferable. The additional lead length and capacitance associated with sockets may present problems in applications requiring the highest fidelity of high speed pulses.

Depending on the nature of the input source impedance, a series input resistor may be required for best stability. This behavior is influenced somewhat by the load impedance (including any reactive effects). A value of 50Ω to 200Ω is typical. This resistor should be located close to the OPA633's input pin to avoid stray capacitance at the input which could reduce bandwidth (see Gain and Phase Versus Frequency curve).

OVERLOAD CONDITIONS

The input and output circuitry of the OPA633 are not protected from overload. When the input signal and load characteristics are within the device's capabilities, no protection circuitry is required. Exceeding device limits can result in permanent damage.

The OPA633's small package and high output current capability can lead to overheating. The internal junction temperature should not be allowed to exceed 150°C. Although failure is unlikely to occur until junction temperature exceeds 200°C, reliability of the part will be degraded significantly at such high temperatures. External heat sinks can be used to reduce the temperature rise.

Since significant heat transfer takes place through the package leads, wide printed circuit traces to all leads will improve heat sinking. Sockets can reduce heat sinking significantly and thus are not recommended.

Junction temperature rise is proportional to internal power dissipation. This can be reduced by using the minimum supply voltage necessary to produce the required output voltage swing. For instance, 1V video signals can be easily handled with $\pm 5V$ power supplies thus minimizing the internal power dissipation.

Output overloads or short circuits can result in permanent damage by causing excessive output current. The 50Ω or 75Ω series output resistor used to match line impedance will, in most cases, provide adequate protection. When this resistor is not used, the device can be protected by limiting the power supply current. See "Protection Circuits."

Excessive input levels at high frequency can cause increased internal dissipation and permanent damage. See the safe input voltage versus frequency curves. When used to buffer an op amp's output, the input to the OPA633 is limited, in most cases, by the op amp. When high frequency inputs can exceed safe levels, the device must be protected by limiting the power supply current.

PROTECTION CIRCUITS

The OPA633 can be protected from damage, due to excessive currents, by the simple addition of resistors in series with the power supply pins (Figure 5a). While this limits output current, it also limits voltage swing with low impedance loads. This reduction in voltage swing is minimal for AC or high crest factor signals since only the average current from the power supply causes a voltage drop across the series resistor. Short duration load-current peaks are supplied by the bypass capacitors.

The circuit of Figure 5b overcomes the limitations of the previous circuit with DC loads. It allows nearly full output voltage swing up to its current limit of approximately 140mA. Both circuits require good high frequency capacitors (e.g., tantalum) to bypass the buffer's power supply connections.

CAPACITIVE LOADS

The OPA633 is designed to safely drive capacitive loads up to $0.01\mu F$. It must be understood, however, that rapidly changing voltages demand large output load currents:

$$I_{LOAD} = (C_{LOAD}) dV/dt$$

Thus a signal slew rate of $1000V/\mu s$ and load capacitance of $0.01\mu F$ demands a load current of 10A. Clearly maximum slew rates cannot be combined with large capacitive loads. Load current should be kept less than 100mA continuous (200mA peak) by limiting the rate of change of the input signal or reducing the load capacitance.

USE INSIDE A FEEDBACK LOOP

The OPA633 may be used inside the feedback path of an op amp such as the OPA606. Higher output current is achieved without degradation in accuracy. This approach may actually improve performance in precision applications by removing load-dependent dissipation from a precision op amp. All vestiges of load-dependent offset voltage and temperature drift can be eliminated with this technique. Since the buffer is placed within the feedback loop of the op amp, its DC errors will have a negligible effect on overall accuracy. Any DC errors contributed

by the buffer are divided by the loop gain of the op amp. The low phase shift of the OPA633 allows its use inside the feedback loop of a wide variety of op amps. To assure stability, the buffer must not add significant phase shift to the loop at the gain crossing frequency of the circuit—the frequency at which the open loop gain of the op amp is equal to the closed loop gain of the application. The OPA633 has a typical phase shift of less than 10° up to 70MHz, thus making it useful-even with wideband op amps.

APPLICATIONS CIRCUITS




FIGURE 1. Dynamic Response Test Circuit.




FIGURE 2. Coaxial Cable Driver Circuit.




FIGURE 3. Precision High Current Buffer.




FIGURE 4. Buffered Inverting Amplifier.







FIGURE 5. Output Protection Circuits.







NOTE: The prototype circuit board layout shown may be used to test many common applications circuits. Component designations in the applications circuit diagrms refer to the component positions on this prototype board layout.

FIGURE 6. Prototype Circuit Board Layout.





OPA2111

NEW PACKAGE NOW AVAILABLE

Dual Low Noise Precision Difet® OPERATIONAL AMPLIFIER

FEATURES

LOW NOISE: 100% tested: 8nV/√Hz max at 10kHz

LOW BIAS CURRENT: 4pA max
 LOW OFFSET: 500µV max

• LOW DRIFT: 2.8µV/°C

• HIGH OPEN LOOP GAIN: 114dB min

• HIGH COMMON-MODE REJECTION: 96dB min

APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS

DESCRIPTION

The OPA2111 is a high precision monolithic **Difet** (dielectrically isolated FET) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.


Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.

Very-low bias current is obtained by dielectric isolation with on-chip guarding.

Laser trimming of thin-film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patent pending). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard dual op-amp pin configuration allows upgrading of existing designs to higher performance levels.

BIFET® National Semiconductor Corp., Difet® Burr-Brown Corp.



OPA2111 SIMPLIFIED CIRCUIT (EACH AMPLIFIER)

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 15 \text{VDC}$ and $T_A = +25^{\circ}\text{C}$ unless otherwise noted.

		0	PA2111A	M	0	PA2111B	M	0	PA2111S	м	OP	A2111KM	/KP	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	NNTS nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/、Hz μV, r-p fA, p-p fA/√Hz μV/°C dB μV/∨ dB
INPUT					L	Martin and					<u> </u>			-
NOISE														
Voltage, fo = 10Hz	Max: 100% tested		40	80	120	30	60	1	40	80		40		nV/s/Hz
f ₀ = 100Hz	Max: 100% tested		15	40		11	30		15	40	l	15		nV/\/Hz
fo = 1kHz	Max: 100% tested		8	15	200	7	12		8	15	38.50	8		
fo = 10kHz	(1)		6	8		6	8		6	8		6		
f _B = 10Hz to 10kHz	(1)		0.7	12		0.6	1.0		0.7	1.2		0.7		
$f_B = 0.1Hz \text{ to } 10Hz$	rti.		1.6	3.3		1.2	2.5		1.6	3.3		1.6		
Current, f _B = 0.1Hz to 10Hz	(0)		15	24		12	19		15	24	100	15		
$f_0 = 0.1Hz \text{ to } 20kHz$	(f)		0.8	1.3		0.6	1.0		0.8	1.0		0.8		
OFFSET VOLTAGE(2)			0.0			5.0		 		1.0				1000112
Input Offset Voltage	V _{CM} = 0VDC		±0.1	±0.75	31.57	±0.05	±0.5		±0.1	±0.75		±0.3	±2	m\/
Average Drift	TA = TMIN to TMAX		±2	±6		±0.55	±2.8		±2	±6		±8	±15	
	IA - I MIN TO I MAX			π6		±0.5	1.2.0	1		±0		2	T15	
Match			±1		-00			90	2					
Supply Rejection		90	110		96	110		90	110		86	110		
Channel Separation	100Hz, R _L = 2kΩ		±3 136	±31		±3 136	±16	1	±3 136	±31		±3 136	±50	
and the second s	100HZ, NL - 2K12		130			130		 	136		 	130		
BIAS CURRENT(2)	V 0VD0	1000												
Initial Bias Current	V _{CM} = 0VDC		±2	±8	100	±1.2	±4		±2	±8	1	±3	±15	
Match			±1			±0.5			, ±1			2		pA
OFFSET CURRENT(2)		30.0												
Input Offset Current	V _{CM} = 0VDC		±1.2	±6		±0.6	±3		±1.2	±6		±3	±12	pΑ
IMPEDANCE											1			
Differential		- 1	1013 1			10 ¹³ 1			10 ¹³ 1	- 4		10 ¹³ 1		Ω∥pF
Common-Mode			1014 3			1014 3	11 1		1014 3		<u></u>	1014 3		Ω∥pF
VOLTAGE RANGE														
Common-Mode Input Range		±10	±11	±10	±11		±10	±11			±10	±11		V
Common-Mode Rejection	V _{IN} = ±10VDC	90	110		96	110		90	110		82	110		dB
OPEN-LOOP GAIN, DC														
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	110	125		114	125		110	125		106	125		dB
Match			3			2		1	3			3		dB
FREQUENCY RESPONSE								-	·					
Unity Gain, Small Signal			2			2			2			2		MHz
Full Power Response	20V p-p, R _L = 2kΩ	16	32		16	32		16	32		1	32		kHz
Siew Rate	$V_0 = \pm 10V$, $R_L = 2k\Omega$	1	2		1	2		1	2	'		2		V/μs
Settling Time, 0.1%	Gain = -1 , $R_L = 2k\Omega$		6			6		1	6			6		μs
0.01%	10V step		10			10			10			10		μS
Overload Recovery,	10V Stop		1	1.				1			1	"		20
50% Overdrive ⁽³⁾	Gain = −1		5			5			- 5			5		μs
RATED OUTPUT						1 100						19 1 P 37	2.5	
Voltage Output	$R_L = 2k\Omega$	±11	±12	· ·	±11	±12		±11	±12		±11	±12		V
Current Output	$V_0 = \pm 10 VDC$	±5	±10		±5	±10		±5	±10	· '	±5	±10		mA
Output Resistance	DC, open loop		100			100			100			100		Ω
Load Capacitance Stability	Gain = +1		1000			1000			1000	l · '	1	1000		pF
Short Circuit Current		10	40		10	40		10	40		10	40		mA
POWER SUPPLY								-	L					-
			+15	·	Γ	±15		Г	+15		F	115		VDC
Rated Voltage		100	±15		100	±15		l	±15		1	±15		VDC
Voltage Range,		±5	1	±18	±5	1 1	±18	±5	 	±18	±5	1	±18	VDC
Derated Performance Current, Quiescent	Io = 0mADC	±ο	5	7	Ξ5	5	7	π9	5	7	Ξ3	5	9	mA
TEMPERATURE RANGE	10 - UIIIADO	L	1 ,	L		السا		L			Ь—	لــّــا		<u> </u>
			·			r							1.0	
Specification	Ambient temp.	-25	1	+85	-25		+85	-55		+125	0		+70	°C
Specification Operating	Ambient temp.	-55		+125	-40		+85	-55		+125	-40		+85	°C
Specification			200			200			200			200(4)		

NOTES: (1) Sample tested—maximum parameters are guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive. (4) Typical $\theta_{J-A} = 150^{\circ}\text{C/W}$ for plastic DIP.


ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC}=\pm 15 VDC$ and $T_A=T_{MIN}$ to T_{MAX} unless otherwise noted.

		0	PA2111A	M	0	PA2111B	М	0	OPA2111SM OPA2111KM/KP			/KP		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE		-			1000									
Specification Range	Ambient temp.	-25		+85	-25		+85	-55		+125	0		+70	°C
INPUT														
OFFSET VOLTAGE ⁽¹⁾ Input Offset Voltage Average Drift Match Supply Rejection	V _{CM} = 0VDC	86	±0.22 ±2 1 100 ±10	±1.2 ±6	90	±0.08 ±0.5 0.5 100 ±10	±0.75 ±2.8	86	±0.3 ±2 2 100 ±10	±1.5 ±6	82	±0.9 ±8 2 100 ±10	±5 ±15	mV μV/°C μV/°C dB μV/V
BIAS CURRENT ⁽¹⁾ Initial Bias Current Match	V _{CM} = 0VDC		±125 60	±1nA		±75 30	±500		±2.0nA 1nA	±16.3nA		±125	±500	pA pA
OFFSET CURRENT ⁽¹⁾ Input Offset Current	V _{CM} = 0VDC		±75	±750		±38	±375		±1.3nA	±12nA		±75	±375	pА
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10 VDC$	±10 86	±11		±10 90	±11		±10 86	±11		±10 80	±11		V dB
OPEN-LOOP GAIN, DC						1								
Open-Loop Voltage Gain Match	$R_L \ge 2k\Omega$	106	120 5		110	120 3		106	120 5		100	120 5		dB dB
RATED OUTPUT														
Voltage Output Current Output Short Circuit Current	$R_L = 2k\Omega$ $V_0 = \pm 10VDC$ $V_0 = 0VDC$	±10.5 ±5 10	±11 ±10 40		±10.5 ±5 10	±11 ±10 40		±10.5 ±5 10	±11 ±10 40		±10.5 ±5 10	±11 ±10 40		V mA mA
POWER SUPPLY														
Current, Quiescent	Io = 0mADC		5	8		5	8		5	8		5	10	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up


ORDERING INFORMATION




ABSOLUTE MAXIMUM RATINGS


Supply ±18V	DC
Internal Power Dissipation (T _J ≤ +175°C) 500r	
Differential Input Voltage	Vcc
Input Voltage Range ±	Vcc
Storage Temperature Range65°C to +150	o.c
Operating Temperature Range55°C to +129	5°C
Lead Temperature (soldering, 10 seconds) +300	o.c
Output Short Circuit to ground (+25°C) Continue	ous
Junction Temperature	5°C


CONNECTION DIAGRAMS






MECHANICAL







TYPICAL PERFORMANCE CURVES

 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted







NOTE:

Refer to complete data sheet PDS-540 for complete typical curves and applications information.





INA102

Low Power High Accuracy INSTRUMENTATION AMPLIFIER

FEATURES

• LOW QUIESCENT CURRENT: 750µA, max

• INTERNAL GAINS: X 1, 10, 100, 1000

• LOW GAIN DRIFT: 5ppm/°C, max

• HIGH CMR: 90dB, min

• LOW OFFSET VOLTAGE DRIFT: 2µV/°C. max

LOW OFFSET VOLTAGE: 100µV, max
 LOW NONLINEARITY: 0.01%. max

HIGH INPUT IMPEDANCE: 10¹⁰Ω

LOW COST

APPLICATIONS

 AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS:


Strain Gauges
Thermocouples
RTDs

- REMOTE TRANSDUCER AMPLIFIER
- LOW LEVEL SIGNAL AMPLIFIER
- MEDICAL INSTRUMENTATION
- MULTICHANNEL SYSTEMS
- BATTERY POWERED EQUIPMENT

DESCRIPTION

The INA102 is a high-accuracy monolithic instrumentation amplifier designed for signal conditioning applications where low quiescent power is desired. On-chip thin-film resistors provide excellent temperature and stability performance. State-of-the-art laser trimming technology insures high gain accuracy and common-mode rejection while avoiding expensive external components. These features make the INA102 ideally suited for battery powered and high volume applications.

The INA102 is also convenient to use. A gain of 1, 10, 100, or 1000 may be selected by simply strapping the appropriate pins together. 5ppm/°C gain drift in low gains can then be achieved without external adjustment. When higher than specified CMR is required, CMR can be trimmed using the pins provided. In addition, balanced filtering can be accomplished in the output stage.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_A = \pm 25^{\circ}$ C with ± 15 VDC power supply and in circuit of Figure 2 unless otherwise noted.


MODEL		INA102AG				INA	102CG		Π		
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GAIN											
Range of Gain Gain Equation		1	G = 1 +	1000	•				•	1000	V/V V/V
Error, DC: G = 1	T _A = +25°C		(40k/R _G) ⁽¹⁾	0.1			0.05			0.15	%
G = 10	TA = +25°C			0.1			0.05			0.35	%
G = 100	T _A = +25°C			0.25			0.15		100	0.4	%
G = 1000	T _A = +25°C			0.75			0.5		12.55	0.9	%
G = 1	TA = TMIN to TMAX			0.16			0.08		er jaloni	0.21	%
G = 10 G = 100	TA = TMIN to TMAX			0.19		1 1	0.11		1.00	0.44	%
G = 1000	TA = TMIN tO TMAX TA = TMIN tO TMAX			0.37 0.93			0.21 0.62			0.52 1.08	% %
Gain Temp. Coefficient	IA IMIN IO IMAX			0.93			0.02		100	1.06	70
G = 1				10		1 1	5		9.3		ppm/°C
G = 10				15	1	1 1	10				ppm/°C
G = 100		Professional State		20			15		segati.	Salar • Viller	ppm/°C
G = 1000				30			20			•	ppm/°C
Nonlinearity, DC: G = 1	T _A = +25°C			0.03			0.01			• • • • • •	% of FS
G = 10	T _A = +25°C			0.03			0.01			•	% of FS
G = 100	T _A = +25°C			0.05	l :	l I	0.02			•	% of FS
G = 1000	T _A = +25°C			0.1	100	445	0.05			*	% of FS
G = 1	TA = TMIN to TMAX			0.045			0.015			•	% of FS
G = 10	TA = TMIN to TMAX			0.045			0.015			•	% of FS
G = 100	TA = TMIN to TMAX			0.075			0.03			# 1 1 * 2 1 1 1 1 1	% of FS
G = 1000	TA = TMIN to TMAX		<u> </u>	0.15		السا	0.1		11/1/11/11	•	% of FS
RATED OUTPUT					24.1	i ila					
Voltage	$R_L = 10k\Omega$	±(Vcc - 3.5)			٠ -	•		±(V _{cc} - 2.5)			V
Current		±1									mA
Short-Circuit Current			2	1 1 1 1 1 1		*			*		mA
Output Impedance: G = 1000		L	0.1	<u> </u>	L	ட்	· · · · · · · · · · · · · · · · · · ·		<u> </u>	l	Ω
INPUT		<u> </u>									
OFFSET VOLTAGE											
Initial Offset ⁽²⁾	TA = +25°C			±300 ±300/G			±100 ±200/G		2.0	±400 ±700/G	μV
vs Temperature				±5, ±10/G			±2 ±5/G			•	μV/°C
vs Supply				±40 ±50/G			±10 ±20/G				µV/V
vs Time			±(20 + 30/G)			*			*		μV/mo
BIAS CURRENT											
Initial Bias Current (each input)	$T_A = T_{MIN}$ to T_{MAX}			50		6	30		*.	•	nA .
vs Temperature			±0.1								nA/°C
vs Supply			±0.1								nA/V
Initial Offset Current	TA = TMIN to TMAX		±2.5	±15		±2.5	±10			•	nA.
vs Temperature			±0.1			•					nA/°C
IMPEDANCE			100								
Differential			10 ¹⁰ 2						٠.		Ω∥pF
Common-mode			10 ¹⁰ 2								Ω∥pF
VOLTAGE RANGE	VIII.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0										T
Range, Linear Response	TA = TMIN to TMAX	±(Vcc - 3.5)				1 1		±(V _{cc} - 2.5)			l v
CMR with 1kΩ Source Imbalance											1
G = 1	DC to 60Hz	80	94		90	94		60	84		dB
G = 10	DC to 60Hz	80	100		90						dB
G = 10 to 1000	DC to 60Hz	80	100		90	100					dB
NOISE											
Input Voltage Noise			1.0		l						
f _B = 0.01Hz to 10Hz			0.1						*.		μV, p-p
Density, G = 1000								1		la company	
fo = 10Hz			30		1				. *		nV/√Hz
f ₀ = 100Hz			25	1	1			1	*	1	nV/√Hz
fo = 1kHz			25	1	l	*			*	1	nV/√Hz
Input Current Noise				1	1	ا ا		1		1	1
f _B = 0.01Hz to 10Hz			25 0.3		l						pA, p-p
Density: f ₀ = 10Hz f ₀ = 100Hz			0.3					1			pA/√Hz pA/√Hz
fo = 1kHz			0.15		l						pA/√Hz
				L	L			L	L	L	1 P. S V 1 /2
DYNAMIC RESPONSE		,		T	r			Т.			
Small Signal, ±3dB Flatness	$V_{OUT} = 0.1Vrms$								١.	1	
G = 1			300	1	l	:		1		1	kHz
G = 10 G = 100			30 3			:		1	:	1-	kHz
G = 1000 G = 1000		1	0.3	1	1	.		1			kHz kHz
Small Signal, ±1% Flatness	V _{OUT} = 0.1Vrms		0.5					1			N/12
G = 1	. 301 0.171110		30					1			kHz
G = 10		-	3		l			1			kHz
G = 100			0.3	l	l			I .			kHz
G = 1000] .	0.03		l			1			kHz
Full Power, G = 1 to 100	$V_{OUT} = 10V$, $R_L = 10k\Omega$	1.7	2.5	1	٠.						kHz
Slew Rate, G = 1 to 100	$V_{OUT} = 10V$, $R_L = 10k\Omega$	0.1	0.15	1		•				1	V/µsec
Settling Time, 0.1%:	$R_L = 10k\Omega$, $C_L = 100pF$			1				I			1
G = 1	10V step	1	50			•		1			μsec
G = 100			360		l			1 4 4	*		μsec
G = 1000			3300					1	*	1	μsec
Settling Time, 0.01%: G = 1	10V step		60			•			* .		μsec
Comming Time, Control C										1	μsec
G = 100 G = 1000			500 4500	1	ı			1			μsec

ELECTRICAL (CONT)

MODEL		INA102AG			INA102CG						
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLY								d C	1		1
Rated Voltage Voltage Range Quiescent Current ⁽³⁾	$V_0 = 0V$, $T_A = T_{MIN} \text{ to } T_{MAX}$	±3.5	±15 ±500	±18 ±750		•	•			* * * * * * * * * * * * * * * * * * *	ν ν μΑ
TEMPERATURE RANGE					-						
Specification Operation Storage		−25 −25 −65		+85 +85 +150	:		*	0 + 55		+70 * +125	°°°°°

^{*}Specifications same as for INA102AG.


MECHANICAL




ABSOLUTE MAXIMUM RATINGS

Supply	±18V
Input Voltage Range	±V _{cc}
Operating Temperature Range25°C to +	-85°C
Storage Temperature Range: Ceramic65°C to +	150°C
Plastic55°C to +	125°C
Lead Temperature (soldering 10 seconds) +;	300°C
Output Short-Circuit Duration Continuous to gr	round

ORDERING INFORMATION




PIN CONFIGURATION



NOTES: (1) The internal gain set resistors have an absolute tolerance of ±20%; however, their tracking is 50ppm/°C. R₆ will add to the gain error if gains other than 1, 10, 100 or 1000 are set externally. (2) Adjustable to zero at any one time.





INA106

Precision Fixed-Gain DIFFERENTIAL AMPLIFIER

FEATURES

- FIXED GAIN, A = 10
- CMR 100dB min over temp
- NONLINEARITY 0.001% max
- NO EXTERNAL ADJUSTMENTS REQUIRED
- EASY TO USE
- COMPLETE SOLUTION
- HIGHLY VERSATILE
- LOW COST
- TO-99 HERMETIC METAL AND LOW COST PLASTIC PACKAGES


APPLICATIONS

- DIFFERENTIAL AMPLIFIER, A = 10
- BASIC INSTRUMENTATION AMPLIFIER BUILDING BLOCK
- INVERTING AMPLIFIER, A = -10
- NONINVERTING AMPLIFIER, A = 10
- SUMMING AMPLIFIER, WEIGHTED
- ±100V CM RANGE DIFFERENTIAL AMPLIFIER

DESCRIPTION

The INA106 is a precision fixed-gain differential amplifier. As a monolithic circuit, it offers high reliability at low cost. It consists of a premium grade operational amplifier and an on-chip precision resistor network.

The INA106 is completely self-contained and offers the user a highly versatile function. No adjustments to gain, offset, and CMR are necessary. This provides three important advantages: (1) lower initial design engineering time, (2) lower manufacturing assembly time and cost, and (3) easy cost-effective field repair of a precision circuit.



International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: [602] 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

SPECIFICATIONS

ELECTRICAL


At ± 25 °C, $V_{CC} = \pm 15V$ unless otherwise noted.


		INA106AM				INA106B	И	INA106KP			
PARAMETER	CONDITIONS	MIN	10 0.005 -4 0.0002	0.01 ±10 0.001	MIN	* * * * * * * * * * * * * * * * * * *	MAX	MIN	0.01	0.025	UNITS
GAIN Initial ⁽¹⁾ Error vs Temperature Nonlinearity ⁽²⁾											V/V % ppm/°C %
OUTPUT Rated Voltage Rated Current Impedance Current Limit Capacitive Load	$I_0 = +20$ mA, -5 mA $E_0 = 10$ V To common Stable operation	10 +20, -5	0.01 +40/-10 1000		*	*			* * *		V mA Ω mA pF
INPUT Impedance Voltage Range Common-mode Rejection ⁽³⁾	Differential Common-mode Differential Common-mode T _A = T _{MIN} to T _{MAX}	±1 ±11 94	10 110		* * 100	* * 106		* * 86	*		kΩ kΩ V V dB
OFFSET VOLTAGE Initial vs Temperature vs Supply vs Time	RTI ⁽⁴⁾ ±V _{cc} = 6V to 18V		50 0.2 1 10	100 5 10		* * *	* 2 *		* * *	200	μV μV/°C μV/V μV/mo
OUTPUT NOISE VOLTAGE $F_B = 0.01Hz \text{ to } 10Hz$ $F_0 = 10kHz$	RTI ⁽⁵⁾		1 30			*			:		μV p-p nV/√Hz
DYNAMIC RESPONSE Gain Bandwidth Full Power BW Slew Rate Settling Time: 0.1% 0.01% 0.01%	$-3dB$ $V_0 = 20V p-p$ $V_0 = 10V step$ $V_0 = 10V step$ $V_{CM} = 10V step, V_{DIF} = 0V$	30 2	5 50 3 5 10 5		•	*		***	* * * * * * *		MHz kHz V/μs μs μs
POWER SUPPLY Rated Voltage Range Quiescent Current	Derated performance V _{our} = 0V	±5	±15 ±1.5	±18 ±2	*	*	*	•	*	•	V V mA
TEMPERATURE RANGE Specification Operation Storage		-25 -55 -65		+85 +125 +150	:		****** ****	0 -25 -40		+70 +85 +85	ပံ့ ပံ့

^{*} Specification same as for INA106AM.


NOTES: (1) Connected as difference amplifier (see Figure 4). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) With zero source impedance (see Maintaining CMR section). (4) Includes effects of amplifier's input bias and offset currents. (5) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.

MECHANICAL






PIN DESIGNATIONS



PIN DESIGNATIONS



ABSOLUTE MAXIMUM RATINGS

Supply	±18V
Input Voltage Range	±V _{cc}
Operating Temperature Range: M	55°C to +125°C
P	40°C to +85°C
Storage Temperature Range	65°C to +125°C
Lead Temperature (soldering 10 seconds)	+300°C
Output Short Circuit to Common	Continuous

-76


10

100

Frequency (Hz)

100k

ORDERING INFORMATION




TYPICAL PERFORMANCE CURVES

30kHz low pas

Frequency (kHz)

0.001




100


Frequency (Hz)

-66

TYPICAL PERFORMANCE CURVES (CONT)

 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.





DISCUSSION OF PERFORMANCE

BASIC POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 1 shows the proper connections for power supply and signal. Supplies should be decoupled with $1\mu F$ tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance.




FIGURE 1. Basic Power Supply and Signal Connections.

OFFSET ADJUSTMENT

Figure 2 shows the offset adjustment circuit for the INA106. This circuit will allow ±3mV of adjustment and will not affect the gain accuracy or CMR.




FIGURE 2. Offset Adjustment.

MAINTAINING COMMON-MODE REJECTION

Two factors are important in maintaining high CMR: (1) resistor matching and tracking (the internal INA106 circuitry does this for the user) and (2) source impedance including its imbalance.

Referring to Figure I, the CMR depends upon the match of the internal R_4/R_3 ratio to the R_1/R_2 ratio. A CMR of 106dB requires resistor matching of 0.005%. To maintain 100dB, minimum CMR to $+85^{\circ}\text{C}$, the resistor TCR tracking must be better than $2\text{ppm}/^{\circ}\text{C}$. These accuracies are difficult and expensive to reliably achieve with discrete components.

Any source impedance adds directly to the input resistors, R_1 and R_3 , and will degrade DC and AC CMR. Likewise any wiring resistance adds directly to any of the precision difference resistors. A resistance of 0.5Ω (0.005% of $10k\Omega$) will degrade the 106dB CMR of the INA106; 5Ω will degrade the CMR to 86dB.

When input filters are used preceding an instrumentation amplifier, care should also be taken to match RCs on the two input lines. For example, mismatched input filters for high frequencies will reduce the CMR at lower frequencies, e.g, 60Hz. Differential filters will not degrade AC CMR.

RESISTOR NOISE IN THE INA106

Figure 3 shows the model for calculating resistor noise in the INA106. Resistors have Johnson noise resulting from thermal agitation. The expression for this noise is:

$$E_{RMS} = \sqrt{4KTRB}$$

Where: K = Boltzman's constant (J/°K)

T = Absolute temperature (°K)

 $R = Resistance(\Omega)$

B = Bandwidth (Hz)




FIGURE 3. Resistor Noise Model.

At room temperature, this noise becomes:

$$E_N = 1.3^{-10} \sqrt{R}$$
 (V/\sqrt{Hz})

The three noise sources in Figure 2 are:

$$E_{N1} = 1.3^{-10} (R_2/R_1) \sqrt{R_1}$$

 $E_{N2} = 1.3^{-10} \sqrt{R_2}$

$$E_{N3} = 1.3^{-10} (1 + R_2/R_1) \sqrt{R_3 || R_4}$$

Adding as the root of the sums squared,

$$E_{NO} = 193 \text{nV} \sqrt{\text{Hz}}$$

RTI, with A = 10,

$$E_{NI} = 19.3 \text{nV} / \sqrt{\text{Hz}}$$

For example,

E_{NO} within a

 $600kHz BW = 0.15mV_{RMS}$

= 0.9mVp-p with a crest factor of 6 (statistically includes 99.7% of all noise peak occurrences)

This is the noise due to the resistors alone. It is included in the noise specification of the INA106.

APPLICATIONS CIRCUITS

The INA106 is ideally suited for a wide range of circuit functions. The following figures show many applications circuits.




FIGURE 4A. Precision Difference Amplifier.





FIGURE 4B. Difference Amplifier With Gain And CMR Adjust.



For the ultimate performance high gain instrumentation amplifier, the INA108 can be combined with state-of-the-art op amps. For low source impedance applications, an input stage using OPA37s will give the best low noise, offset, and temperature drift. At source impedances above about $10k\Omega$, the bias current noise of the OPA37 reacting with the input impedance begins to dominate the noise. For these applications, using an OPA111 or a dual OPA2111 FET input op amp will provide lower noise. For an electrometer grade IA, use the OPA128. (See table below.)

Using the INA106 for the difference amplifier also extends the input common-mode range of the instrumentation amplifier to ±10V. A conventional IA with a unity-gain difference amplifier has an input common-mode range limited to ±5V for an output swing of ±10V. This is because a unity-gain difference amp needs ±5V at the input for 10V at the output, allowing only 5V additional for common mode.

A1, Ag	R ₁ (Ω)	Rg (kΩ)	Gain (V/V)	CMRR (dB)	I _b (pA)	Noise at 1kHz (nV/√Hz)
OPA37A	50.5	2.5	1000	128	40000	4
OPA111B	202	10	1000	110	1	10
OPA128LM	202	10	1000	118	0.075	38

FIGURE 5. Precision Instrumentation Amplifier.




FIGURE 6. Precision Inverting Amplifier with Gain of




FIGURE 7. Precision Noninverting Amplifier with Gain of 10.




FIGURE 8. Precision Noninverting Amplifier with Gain of 11





FIGURE 9. Precision Summing Amplifier with Weighted Inputs.



This circuit follows an 11/1 divider with a gain of 11 for an overall gain of unity. With an 11/1 divider, the input signal can exceed 100V without exceeding the op amp common-mode range.

FIGURE 10. Voltage Follower with Input Protection.





FIGURE 11. Differential-Input, Low-Impedance, Microphone Preamplifier (20dB gain).




Gain = 1/10

Also: Gain = -1/10 by grounding R₄ and driving R₂
Gain = 1/10 differential driving both R₂ and R₄.

The 100Ω , 10Ω , $0.22\mu\mathrm{F}$ network on the output assures stability by inserting a $70\mathrm{kHz}$ zero and $700\mathrm{kHz}$ pole to decrease the loop gain by 10 at $700\mathrm{kHz}$. With the output taken at the junction of the 100Ω and 10Ω resistors, gain accuracy is maintained, and noise gain at the output remains at unity. For a 10V output swing, the load should be limited to $100\mathrm{k}\Omega$ since the 100Ω resistor acts as a voltage divider with the load. Also the large signal bandwidth will be limited by the ability of the amplifier to slew into the $0.22\mu\mathrm{F}$ capacitor. Assuming $10\mathrm{m}\Lambda$ output current and a $20V\mathrm{p-p}$ output signal, the full power bandwidth will be $1.0\mathrm{kHz}$. Since the circuit is a 10/1 attenuator, this would assume a $200V\mathrm{p-p}$ input signal. With a $20V\mathrm{p-p}$ input signal, the bandwidth would be $10\mathrm{kHz}$.

FIGURE 12. Precision Attenuator.



The addition of two external resistors and a pot turns the INA106 into a unity-gain difference amplifier with input common-mode range exceeding ±100V. The circuit requires CMR adjustment and has a 2% gain accuracy. Better gain accuracy is difficult to obtain, since CMR and gain adjustments interact. See Figure 14.

FIGURE 13. ±100V Common-Mode Range Difference Amplifier.




FIGURE 14. ±100V Common-Mode Range Difference Amplifier Requiring No Adjustments.





INA110

Fast-Settling FET-Input Very High Accuracy INSTRUMENTATION AMPLIFIER

FEATURES

- LOW BIAS CURRENT: 50pA, max • FAST SETTLING: 44s to 0.01%
- HIGH CMR: 106dB, min; 90dB at 10kHz
- CONVENIENT INTERNAL GAINS: 1, 10, 100, 200, 500
- VERY-LOW GAIN DRIFT: 10 to 50ppm/°C
- LOW OFFSET DRIFT: 2µV/°C
- LOW COST
- PINOUT COMPATIBLE WITH AD524 AND AD624, allowing upgrading of many existing applications

APPLICATIONS


- Fast scanning rate multiplexed input data acquisition system amplifier
- Fast differential pulse amplifier
- High speed, low drift gain block
- Amplification of low level signals from high impedance sources and sensors
- Instrumentation amplifier with input low pass filtering using large series resistors
- Instrumentation amplifier with overvoltage input protection using large series resistors
- Amplification of signals from strain gauges, thermocouples, and RTDs

DESCRIPTION

The INA110 is a monolithic FET input instrumentation amplifier with a maximum bias current of 50pA. The circuit provides fast settling of 4μ s to 0.01%. Laser trimming guarantees exceptionally good DC performance. Voltage noise is low, and current noise is virtually zero. Internal gain set resistors guarantee high gain accuracy and low gain drift. Gains of 1, 10, 100, 200, and 500 are provided.

The inputs are inherently protected by P-channel FETs on each input. Differential and common-mode voltages should be limited to $\pm V_{\rm CC}$. When severe overvoltage exists, use diode clamps as shown in the application section.

The INA110 is ideally suited for applications requiring large input resistors for overvoltage protection or filtering. Input signals from high source impedances can easily be handled without degrading DC performance. Fast settling for rapid scanning data acquisition systems is now achievable with one component, the INA110.



* Connect to Ro for desired gain

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At +25°C, $\pm V_{CC}$ = 15VDC, R_L = 2k Ω unless otherwise noted.

			INA110AG		ı	NA110BG/S	iG	- 11	NA110KP/K	100	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GAIN				<u> </u>							
Range of Gain		1		l 800 l		l	• •	*	l	l •	V/V
Gain Equation(1)			1 0 000		G = 1 -	+ [40K/(R _G					V/V
Gain Error, DC: G = 1 G = 10			0.002 0.01	0.04 0.1		0.005	0.02 0.05				%
G = 100			0.01	0.1		0.005	0.05				% %
G = 200			0.02	0.4		0.02	0.1				% %
G = 500			0.1	1.0		0.05	0.5				%
Gain Temp. Coefficient: G = 1			±3	±20		•	±10			Professional	ppm/°C
G = 10			±4	±20		±2	±10				ppm/°C
G = 100			±6	±40		±3	±20				ppm/°C
G = 200	14.1		±10	±60		±5	±30				ppm/°C
G = 500			±25	±100		±10	±50		•		ppm/°C
Nonlinearity, DC: G = 1			±0.001	±0.01		±0.0005	±0.005		•		% of FS
G = 10			±0.002	±0.01		±0.001	±0.005		1		% of FS
G = 100			±0.004	±0.02		±0.002	±0.01				% of FS
G = 200 G = 500			±0.006 ±0.01	±0.02 ±0.04		±0.003 ±0.005	±0.01 ±0.02		:		% of FS
	L		1 ±0.01	1 ±0.04		±0.005	±0.02		1 <u> </u>	L	% of FS
OUTPUT				Т			· · ·				·
Voltage, $R_L = 2k\Omega$ Current	Over temp Over temp	±10 ±5	±12.7 ±25		:	:		*			V mA
Short-Circuit Current	Over remp	7.0	±25		. •			-	:		mA mA
Capacitive Load	Stability		5000								pF
INPUT	Clasiiity			1		<u> </u>			<u> </u>	1	<u> </u>
							r			· · · · ·	
OFFSET VOLTAGE ⁽²⁾ Initial Offset: G, P			±(100 +	±(500 +		±(50 +	±(250 +				μν
Illitial Oliset. G, F			1000/G)	5000/G)		600/G)	3000/G)				μν.
U U			1000/0/	3000/0/		000/01	3000/0,		±(200 +	±(1000+	μν
									2000/G)	5000/G)	μν.
vs Temperature			±(2+	±(5 +		±(1+	±(2+		*	5555, 47	μV/°C
			20/G)	100/G)		10/G)	50/G)				
vs Supply	$V_{CC} = \pm 6V$ to		±(4+	±(30 +		±(2+	±(10 +				μν/ν
	±18V	1. 2	60/G)	300/G)		30/G)	180/G)				
BIAS CURRENT											
Initial Bias Current	Each input		20	100		10	50			•	pΑ
Initial Offset Current			2	50		1	25				pA .
Impedance: Differential			5×10 ¹² 6								Ω∥pF
Common-Mode			2×10 ¹² 1			*			•		Ω∥pF
VOLTAGE RANGE	VIN Diff. = 0V(3)										
Range, Linear Response		±10	±12					*		1	V
CMR with 1kΩ Source Imbalance:											
G = 1	DC	70	90		80	100		*			dB
G = 10	DC	87	104		96	112		*	•	1	dB
G = 100	DC	100	110		106	116			•		dB
G = 200	DC DC	100	110		106	116			1 :	Less 1	dB dB
G = 500	DC	100	110	-	106	116			ļ - <u></u> -	ļ	ав
NOISE, Input ⁽⁴⁾										1	
Voltage, fo = 10kHz			10								nV/√Hz
f _B = 0.1Hz to 10Hz			1.8								μVp-p
Current, fo = 10kHz NOISE, Output ⁽⁴⁾		111	1.0			1			T	1	fA√√Hz
Voltage, fo = 10kHz			65								nV/√Hz
f _B = 0.1Hz to 10Hz			8								μVp-p
DYNAMIC RESPONSE									*		•
Small Signal: G = 1	-3dB		2.5	T 1						T	MHz
G = 10	.==		2.5								MHz
G = 100			470			*		12.7			kHz
G = 200			240		100			1000		1	kHz
G = 500			100								kHz
Full Power	$V_{OUT} = \pm 10V$,								1	1	
01	$R_L = 2k\Omega$	190	270		•	1 :				1	kHz
Slew Rate	G = 1 to 100	12	17		•	•			•		V/μs
Settling Time:	V 201/ -to-						1 1 1 1 1 1				
0.1%, G = 1	Vo = 20V step		4		1000	:			:		μs
G = 10 G = 100			3			1		la de la			μs μs
G = 100 G = 200			5								μs
G = 500			11					ļ.		1	μs
									1		, ,,,,


ELECTRICAL (CONT)

			INA110AG			INA110BG/SG			INA110KP/KU		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Settling Time:							1.11				
0.01%, G = 1	Vo = 20V step		5	12.5	200 M	*	*		*		μs
G = 10			3	7.5		*	*		* *		μs
G = 100			4	7.5		*			*		μs
G = 200			7	12.5		*			*		μs
G = 500			16	25		*	*		*		μs
Overload Recovery ⁽⁵⁾	50% overdrive		1	H. 118844.		*					μs
POWER SUPPLY									******************	I	
Rated Voltage			±15						*		V
Voltage Range		±6		±18			*	*		*	V
Quiescent Current	V ₀ = 0V		±3.0	±4.5		•	*		***	*	mA
TEMPERATURE RANGE		11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			No. of the second						
Specification: A, B, K		-25		+85			*	0		+70	°C
S					-55		+125				o o
Operation		-55		+125				-25		+85	°C
Storage		-65	[50 Jan 450]	+150	*			-40		+85	°C
θ_{JA}			100			*	Market 1		*	"	°C/W

^{*} Same as INA110AG.

NOTES: (1) Gains other than 1, 10, 100, 200, and 500 can be set by adding an external resistor, R_0 , between pin 3 and pins 11, 12, and 16. Gain accuracy is a function of R_0 and the internal resistors which have a $\pm 20\%$ tolerance with $20ppm/^{\alpha}C$ drift. (2) Adjustable to zero. (3) For differential input voltage other than zero, see Typical Performance Curves. (4) $V_{NOISE\ RTI} = \sqrt{V_{N\ INPUT}^2 + (V_{N\ OUTPUT}/Gain)^2}$. (5) Time required for output to return from saturation to linear operation following the removal of an input overdrive voltage.

ORDERING INFORMATION




PIN CONFIGURATION


-In	1	16	×200
+in	2	15	Output Offset Adjust
RG	3	14	Output Offset Adjust
Input Offset Adjust	4	13	×10
Input Offset Adjust	5	12	×100
Reference	6	11	×500
-V _{cc}	7	10	Output Sense
+V _{cc}	8	9	Output
			•


ABSOLUTE MAXIMUM RATINGS

	Supply ±18V
	Input voltage Range
١	Operating Temperature Range: G55°C to +125°C
1	P, U −25°C to +85°C
	Storage Temperature Range: G65°C to +150°C
	P, U40°C to +85°C
	Lead Temperature (soldering 10s): G, P +300°C
	(soldering 3s): U +260°C
1	Output Short-Circuit Duration Continuous to Common

MECHANICAL











INA117

ADVANCE INFORMATION Subject to Change

Precision High Common-Mode Voltage Unity-Gain DIFFERENTIAL AMPLIFIER

FEATURES

- HIGH COMMON-MODE RANGE: ±200VDC OR AC PEAK. continuous
- UNITY GAIN: 0.02% GAIN ERROR, max
- EXCELLENT NONLINEARITY: 0.001% max
- HIGH CMR: 86dB, min
- 8-PIN TO-99 OR PLASTIC DIP
- LOW COST


APPLICATIONS

- AC OR DC POWER LINE MONITORING
- TEST EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- GROUND BREAKER
- INDUSTRIAL DATA ACQUISITION SYSTEMS—INPUT BUFFER WITH OVER-VOLTAGE PROTECTION

DESCRIPTION

The INA117 is a precision unity-gain differential amplifier offering an extremely high common-mode input voltage range. As a monolithic circuit, it offers high reliability at low cost. The INA117 consists of a premium grade operational amplifier with an on-chip precision resistor network. In instances where an isolation amplifier is used for its inherent high common-mode capabilities and not for galvanic isolation, the INA117 may be substituted at substantially lower cost, especially since no costly isolation power supply is needed.

The INA117 is completely self-contained and offers the user a highly versatile function. No adjustments to gain, offset or CMR are needed. This provides three important advantages: lower initial design engineering time, lower manufacturing assembly time and cost, and easy, cost-effective field repair of a precision circuit.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL


At ± 25 °C, $V_{CC} = \pm 15$ V unless otherwise noted.

			INA117AM			INA117BN	1	INA117P			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GAIN Initial ⁽¹⁾ Error vs Temperature Nonlinearity ⁽²⁾			1 0.01 2 0.0002	0.05 10 0.001		*	0.02 * *		•	•	V/V % ppm/°C %
OUTPUT Rated Voltage Rated Current Impedance Current Limit Capacitive Load	$I_0 = +20$ mA, -5 mA $E_0 = 10$ V To common Stable operation	10.0 +20, -5	12 0.01 +49, -13 1000			**************************************		•	*		V mA Ω mA pF
INPUT Impedance Voltage Range Common-mode Rejection ^(a) vs Temperature: DC AC, 60Hz	Differential Common-mode Differential Common-mode, continuous T _A = T _{MIN} to T _{MAX}	±10 ±200 74 66 66	800 400 80 75 80		* 86 80 *	* * * 94 90 94		* • • • • • • • • • • • • • • • • • • •	*		kΩ kΩ V VDC, ACpk dB dB dB
OFFSET VOLTAGE Initial vs Temperature vs Supply vs Time	$PTO^{(4)}$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $\pm V_{CC} = 5V \text{ to } 18V$	74	120 8.5 90 200	1000 40	80	*	500 20			•	μV μV/°C μV/V μV/mo
OUTPUT NOISE VOLTAGE F _B = 0.01Hz to 10Hz F _O = 10kHz	RTO ⁽⁵⁾		25 550			•					μV p-p nV/√Hz
DYNAMIC RESPONSE Gain Bandwidth Full Power Bandwidth Slew Rate Settling Time: 0.1% 0.01%	$-3dB$ $V_0 = 20Vp-p$ $V_0 = 10V \text{ step}$ $V_0 = 10V \text{ step}$ $V_{OM} = 10V \text{ step}, V_{DIFF} = 0V$	30 2	200 2.6 6.5 10 4.5			•		•	* * *		kHz kHz V/μs μs μs μs
POWER SUPPLY Rated Voltage Range Quiescent Current	Derated performance $V_{OUT} = 0V$	±5	±15	±18 2.0	•	*	•	•		•	V V mA
TEMPERATURE RANGE Specification Operation Storage		25 55 65		+85 +125 +150	*		*	0 -25 -40		+70 +85 +85	ô ô ô


^{*}Specification same as for INA117AM.

NOTES: (1) Connected as difference amplifier. (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) With zero source impedance (see Offset and CMR section). (4) Includes effects of amplifier's input bias and offset currents. (5) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.

MECHANICAL



PIN DESIGNATIONS



ORDERING INFORMATION


	INA117 X X
Basic Model Number	
Performance Grade	
A, B: -25°C to +85°C None: 0°C to +70°C	
Package Code	السنسسا
M: TO-99 metal can P: 8-pin mini plastic DIP	

ABSOLUTE MAXIMUM RATINGS

Supply	±22V
Input Voltage Range, Continuous	
Common and Differential, Momentary, 10s	±500V
Operating Temperature Range: M55°C to	
P −40°C to	o +85°C
Storage Temperature Range65°C to	+125°C
Lead Temperature (soldering 10s)	+300°C
Output Short Circuit to Common Cor	ntinuous

TYPICAL PERFORMANCE CURVES

 $T_A = +25$ °C, $\pm V_{CC} = 15$ V unless otherwise noted.



DISCUSSION OF SPECIFICATIONS

Refer to Figure 1. Resistor networks at the amplifier input divide the input voltages down to levels suitable for the operational amplifier's common-mode and differential signal capabilities. Feedback around the operational amplifier then restores overall circuit gain to unity for differential signals, while preserving high common-mode rejection.

BASIC POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 1 also shows the proper connections for power supply and signal. Supplies should be decoupled with $1\mu F$ tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance.

OFFSET AND COMMON-MODE REJECTION

Two factors are important in maintaining high CMR: resistor matching and tracking (already trimmed in the INA117 for the user) and source impedance.

CMR depends on the accurate matching of several resistor ratios. High accuracies needed to maintain the specified CMR and CMR temperature coefficient are difficult and expensive to reliably achieve with discrete components.




FIGURE 1. Basic Power Supply and Signal Connections.

Any external resistance imbalance adds directly to these resistor ratios. These imbalances can occur either directly in series with R_1 or R_3 or in series with R_4 or R_5 . For example, 4Ω added in series with pin 1 or 76Ω in series with pin 2 will degrade CMR from 86dB to 72dB.

When input filters are used preceding an instrumentation amplifier, care should also be taken to match RCs on the two input lines. For example, mismatched input filters for high frequencies will reduce the CMR at lower frequencies, e.g., 60Hz. Differential filters will not degrade AC CMR.

Figures 2a, b, and c show circuitry to allow trim of both CMR and DC offset. Use of these circuits will affect gain accuracy slightly.




FIGURE 2. CMR and Vos Adjustment.

RESISTOR NOISE IN THE INA117

Figure 3 shows the model for calculating resistor noise in the INA117. Resistors have Johnson noise resulting from thermal agitation. The expression for this noise is:

$$E_{RMS} = \sqrt{2\pi KTRB}$$

Where: K = Boltzman's constant (J/°K)

T = Absolute temperature (°K)

 $R = Resistance (\Omega)$

B = Bandwidth (Hz)

At room temperature, this noise becomes:

$$E_N = 1.3 \times 10^{-10} \sqrt{R}$$
 (V/\sqrt{Hz})

The two noise sources in Figure 3 are:

$$E_{N1} = 1.3 \times 10^{-10} \sqrt{R_5}$$
 (V/\sqrt{Hz})

$$E_{N2} = 1.3 \times 10^{-10} \sqrt{R_4}$$
 (V/\sqrt{Hz})

Referred to output,

$$\begin{split} E_{NO1} &= E_{N1} \left(R_2 / R_5 \right) \\ E_{NO2} &= E_{N2} \left[\left(R_2 / R_1 \parallel R_5 \right) + 1 \right] \end{split}$$

Adding as the root of the sums squared:

$$E_{NO} = \sqrt{E_{NO1}^2 + E_{NO2}^2}$$
 (V/ \sqrt{Hz})

ENO at a 200kHz bandwidth

= 0.27 mVrms

= 1.6mVp-p with a crest factor of 6 (statistically includes 99.7% of all noise peak occurrences)




FIGURE 3. Resistor Noise Model.

USE OF THE COMPENSATION TERMINAL (Pin 8)

The design of the INA117 involves use of large-area resistors, resulting in relatively large distributed capacitances between the resistors and the underlying epitaxial layer. To preserve circuit stability, it is necessary to minimize this capacitive effect on R₂. Figure 4 shows a simplified equivalent circuit diagram. Careful layout of the epitaxial layer matches the voltage gradients across R₂ and the epitaxial layer when pin 8 is grounded, minimizing the distributed capacitive effects. The epitaxial bulk resistance represents a DC load of about $15k\Omega$ on the amplifier output when pin 8 is grounded. If pin 8 is left ungrounded, distributed capacitance to AC ground is still reduced, but a net shunt capacitance remains. This effect can be used to advantage in some circuits; the bandwidth of the INA117 in the unity-gain differential amplifier configuration is reduced from 200kHz to 80kHz typically, and results in an output noise voltage reduction by a factor of 1.6. If the INAI17 is used in other circuit configurations, the effects of the shunt capacitance should be carefully evaluated.




FIGURE 4. Simplified Equivalent Circuit Diagram.

APPLICATIONS CIRCUITS

The INA117 is ideally suited for a wide range of circuit functions. The following figures show many applications circuits.

BATTERY CELL MONITOR

Batteries are often charged in series. The INA117 is ideal for directly monitoring the condition of each cell. Operating range is up to ± 200 V, and differential fault conditions in this range will not damage the amplifier. Since the INA117 requires no isolated front-end power, cost per cell is very low.




FIGURE 5. Battery Cell Monitor.




FIGURE 6. 4-20mA Current Receiver.

LEAKAGE CURRENT TEST MONITOR

When the return path is not independently available, leakage current must be measured in series with the input. When the $400k\Omega$ input impedance of the INAI17 is too low, a buffer amplifier may be added to the front end. In this example, an OPA128 electrometer-grade operational amplifier is used. The $1k\Omega$ and $9k\Omega$ feedback resistors set a noninverting gain of 10. Bias current of the amplifier is less than 75fA. The diodes and $100k\Omega$ resistor protect the amplifier from 200V short circuit fault conditions.

Since common-mode rejection is the ratio of common-mode gain to differential gain, CMR is boosted. The 20dB gain of the OPA128 added to the 86dB CMR of the INA117 results in a total CMR of 106dB minimum.




FIGURE 7. Leakage Current Monitor.

BRIDGE AMPLIFIER LOAD CURRENT MONITOR

Bridge amplifiers are popular because they double the voltage swing possible across the load with any given power supply. In this circuit A_1 and A_2 form a bridge amplifier driving a load. A_1 is connected as a follower and A_2 as an inverter.

At low frequencies, a sense resistor could be inserted in series with the load and an instrumentation amplifier used to directly monitor the load current. Under high frequency or transient conditions, CMR errors limit the accuracy of this approach. An alternate approach is to measure the power amplifier supply currents. To understand how it works, notice that since essentially no current flows in the amplifier inputs, $I_{LOAD} = I_1 - I_2$.

A₃ and A₄ are INAll7s used to monitor A₁ supply

currents I_1 and I_2 across sense resistors R_1 and R_2 . Since the INA117 has a $\pm 200V$ CMV range, the inputs (pins 2 and 3) can be tied to $\pm V_{CC}$ as long as the differential input is less than 10V.

$$\begin{array}{lll} If & R_1=R_2=R\\ then & e_1=I_1\times R\\ & e_2=-I_2\times R\\ and & e_1+e_2=I_{LOAD}\times R \end{array}$$

 A_5 is an INA105 difference amplifier connected as a noninverting summing amplifier with a gain of 5. The accurate matching of the two $25k\Omega$ input resistors makes a very accurate summing amplifier.

$$e_O = 5 (e_1 + e_2) = 5 (I_{LOAD} \times R)$$

since $R = 0.2\Omega$
 $e_O = I_{LOAD} (IV/A)$




FIGURE 8. Bridge Amplifier Load Current Monitor.




FIGURE 9. Power Supply Current Monitor.




FIGURE 11. Three-Phase Current Monitor.




FIGURE 10. Inverting Amplifier, Gain = 18.




FIGURE 12. Inverting Amplifier, Gain = 19.





XTR101

Precision, Low Drift 4mA to 20mA TWO-WIRE TRANSMITTER

FEATURES

- INSTRUMENTATION AMPLIFIER INPUT Low Offset Voltage, 30µV max Low Voltage Drift, 0.75µV/°C max Low Nonlinearity, 0.01% max
- TRUE TWO-WIRE OPERATION
 Power and Signal on One Wire Pair
 Current Mode Signal Transmission
 High Noise Immunity
- DUAL MATCHED CURRENT SOURCES
- WIDE SUPPLY RANGE, 11.6V to 40V
- −40°C to +85°C SPECIFICATION RANGE
- SMALL 14-PIN DIP PACKAGE, CERAMIC AND PLASTIC


APPLICATIONS

- INDUSTRIAL PROCESS CONTROL Pressure Transmitters Temperature Transmitters Millivolt Transmitters
- RESISTANCE BRIDGE INPUTS
- THERMOCOUPLE INPUTS
- RTD INPUTS
- CURRENT SHUNT (mV) INPUTS
- PRECISION DUAL CURRENT SOURCES
- AUTOMATED MANUFACTURING
- POWER PLANT/ENERGY SYSTEM MONITORING

DESCRIPTION

The XTR101 is a microcircuit, 4mA to 20mA, two-wire transmitter containing a high accuracy instrumentation amplifier (IA), a voltage-controlled output current source, and dual-matched precision current reference. This combination is ideally suited for remote signal conditioning of a wide variety of transducers such as thermocouples, RTDs, thermistors, and strain gauge bridges. State-of-the-art design and laser-trimming, wide temperature range operation and small size make it very suitable for industrial process control applications. In addition the optional external transistor allows even higher precision.

The two-wire transmitter allows signal and power to be supplied on a single wire-pair by modulating the power supply current with the input signal source. The transmitter is immune to voltage drops from long runs and noise from motors, relays, actuators, switches, transformers, and industrial equipment. It can be used by OEMs producing transmitter modules or by data acquisition system manufacturers. Also, the XTR101 is generally very useful for low-noise, current-mode signal transmission.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_A = +25$ °C, $+V_{CC} = 24$ VDC, $R_L = 100\Omega$ with external transistor connected unless otherwise noted.


			XTR101A	G		XTR101B	G		XTR101A	P	
PARAMETER	CONDITIONS/DESIGNATION	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OUTPUT AND LOAD CHARACT	ERISTICS										
Current	Linear Operating Region	4		20	•	1.5	*	•		*	mA
	Derated Performance	3.8		22	* "	. `	* * *	*		*	mA
Current Limit			28	38		*	*		31	*	mA
Offset Current Error	los, lo = 4mA		±3.9	±10		±2.5	±6		±8.5	±19	μΑ
vs Temperature	Δl _{os} /ΔT		±10.5	±20		±8	±15		±10.5	±20	ppm, FS/°
Full Scale Output Current Error	Full Scale = 20mA		±20	±40	l	±15	±30		±30	±60	μΑ
Power Supply Rejection		110	125						122	1.0	dB
Power Supply Voltage	Vcc, pins 7 and 8, compliance(1)	+11.6		+40	*			*			VDC
Load Resistance	At V _{CC} = +24V, I _O = 20mA		100	600						600	Ω
Load Hesistance	At Vcc = +40V, lo = 20mA			1400			*			1400	Ω
SPAN				L			· · · · · · · · · · · · · · · · · · ·				
Output Current Equation	R _S in Ω, e ₁ and e ₂ in V			io = 4	mA + [0.	016 Ŭ + (4	10/R _s)] (e:	2 - e ₁)			
Span Equation	R_s in Ω					.016U+ (,	1		A/V
vs Temperature	Excluding TCR of Rs		±30	±100			*		1		ppm/°C
Untrimmed Error ⁽²⁾	ESPAN	-5	-2.5	0							% PPIII/
Nonlinearity	ENONLINEARITY		2.5	0.01		1.					%
Hysteresis	CNONLINEARITY		0	0.01							%
Dead Band	**		0				-				%
INPUT CHARACTERISTICS		ļ			<u> </u>	L	لنسينا		L	L	70
		г —				r			T		
Impedance: Differential			0.4 3			*			* * * * * * * * * * * * * * * * * * * *		GΩ ∥ pF
Common-Mode	(3)		10 3		300						GΩ ∥ pF
Voltage Range, Full Scale	$\Delta e = (e_2 - e_1)^{(3)}$	0		1	*		*	*	1	*	V
Offset Voltage	Vos		±30	±60		±20	±30		*	±100	μV
vs Temperature	ΔV _{os} /ΔT		±0.75	±1.5		±0.35	±0.75		*	*	μV/°C
Bias Current	l _B		60	150			*		*	*	nA
vs Temperature	ΔΙ _Β /ΔΤ		0.30	1			*			*	nA/°C
Offset Current	losi		10	±30			±20		*		nA
vs Temperature	ΔΙ _{οςι} /ΔΤ	100	0.1	0.3					*		nA/°C
Common-Mode Rejection (4)	DC	90	100	1	*						dB
Common-Mode Range	e ₁ and e ₂ with respect to pin 7	4	10.1	6	*		•	•			V
CURRENT SOURCES											
Magnitude			1 1			*			*		mA
Accuracy	V _{CC} = 24V, V _{PIN 8} - V _{PIN 10, 11} =	1		1 1			1.0			1	
	19V, $R_2 = 5k\Omega$, Figure 5	1	±0.06	±0.17		±0.025	±0.075		±0.2	±0.37	%
vs Temperature		1	±50	±80		±30	±50		*	* *	ppm/°C
vs V _{cc}	•	1	±3								ppm/V
vs Time			±8						*		ppm/mont
Compliance Voltage	With respect to pin 7	0	1	V _{CC} 3.5	,					* * 1	V
Ratio Match	Tracking	1									
Accuracy	1 - IREF 1/IREF 2		±0.014	±0.06		±0.009	±0.04		±0.031	±0.088	%
vs Temperature	ner ir ner z	1		±15			10			*	ppm/°C
vs V _{cc}			±10	- "							ppm/V
vs vcc vs Time		1	±10								ppm/mont
Output Impedance		10	20						15		MΩ
TEMPERATURE RANGE		1	l			1					
Specification		-40		+85	•			-40	1	+85	°C
Operating		-55		+125	*			-40	1	+85	°C
Storage	1 The second of the second	-55	1	+165		1	1 1	-55	1	+125	°C

NOTES: (1) See Typical Performance Curves. (2) Span error shown is untrimmed and may be adjusted to zero. (3) e1 and e2 are signals on the -IN and +IN terminals with respect to the output, pin 7. While the maximum permissible Δe is 1V, it is primarily intended for much lower input signal levels, e.g., 10mV or 50mV full scale for the XTR101A and XTR101B grades respectively. 2mV FS is also possible with the B grade, but accuracy will degrade due to possible errors in the low value span resistance and very high amplification of offset, drift, and noise. (4) Offset voltage is trimmed with the application of a 5V common-mode voltage. Thus the associated common-mode error is removed. See Application Information section in PDS627.


ABSOLUTE MAXIMUM RATINGS

Power Supply, Voc	40V
Input Voltage, e ₁ or e ₂	≥ V _{out} , ≤ +V _{cc}
Storage Temperature Range:	Ceramic55°C to +165°C
Lead Temperature	Plastic55 to +125°C
(soldering 10 seconds)	+300°C
Output Short-Circuit Duration	n Continuous +Voc to lour
Junction Temperature	+165°C
Junction reinperature	T103 C


PIN DESIGNATIONS



MECHANICAL







ISO102 ISO106

Low Cost, High Voltage, Wide Bandwidth Standard Hermetic DIP SIGNAL ISOLATION BUFFER AMPLIFIERS

FEATURES

- INDUSTRY'S FIRST HERMETIC ISOLATION AMPLIFIERS AT LOW COST
- EASY-TO-USE COMPLETE CIRCUIT
- RUGGED BARRIER, HV CERAMIC CAPACITORS
- 100% TESTED FOR HIGH VOLTAGE BREAKDOWN IS0102: 4000Vrms/10s, 1500Vrms/1min IS0106: 8000Vpk/10s, 3500Vrms/1min
- ULTRA HIGH IMR: 125dB min at 60Hz, IS0106
- WIDE INPUT RANGE: −10V to +10V
- WIDE BANDWIDTH: 70kHz
- VOLTAGE REFERENCE OUTPUT: 5VDC


APPLICATIONS

- INDUSTRIAL PROCESS CONTROL Transducer channel isolator for thermocouples, RTDs. pressure bridges, flow meters
- 4mA TO 20mA LOOP ISOLATION
- MOTOR AND SCR CONTROL
- GROUND LOOP ELIMINATION
- BIOMEDICAL/ANALYTICAL MEASUREMENTS
- POWER PLANT MONITORING
- DATA ACQUISITION/TEST EQUIPMENT ISOLATION
- MILITARY EQUIPMENT

DESCRIPTION

The ISO102 and ISO106 isolation buffer amplifiers are two members of a new series of low cost isolation products from Burr-Brown. They have the same electrical performance and differ only in continuous isolation voltage rating and package length. The ISO102 is rated for 1500Vrms in a 24-pin DIP. The ISO106 is rated for 3500Vrms in a 40-pin DIP. Both side-braze DIPs are 600 mil wide and have industry standard package dimensions with the exception of missing pins between input and output stages. This permits utilization of automatic insertion techniques in production. The three-chip hybrid with its generous high voltage spacing is easy to use (no external components are required).

Each buffer accurately isolates $\pm 10V$ analog signals by digitally encoding the input voltage and uniquely coupling across a differential ceramic capacitive barrier. This design is nearly immune to variations in the barrier voltage. All elements necessary for operation are contained within the DIP. This provides low cost compact signal isolation in a hermetic package.



International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_A = \pm 25^{\circ}C$ and $V_{CC1} = V_{CC2} = \pm 15V$ unless otherwise noted.

		IS	0102, ISO	106	ISO			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ISOLATION								
Voltage								
Rated Continuous ⁽¹⁾								
ISO102 AC, 60Hz	T _{MIN} to T _{MAX}	1500			*			Vrms
DC	T _{MIN} to T _{MAX}	2121			*			VDC
ISO106: AC, 60Hz	TMIN TO TMAX	3500			*			Vrms
DC	T _{MIN} to T _{MAX}	4950			*			VDC
Test Breakdown, AC, 60Hz						100		1 1 1 1 1 1 1 1
ISO102	10 seconds	4000			*	1.0		Vrms
ISO106	10 seconds	8000			*	1		Vpk
Isolation-Mode Rejection ⁽²⁾	V _{ISO} —Rated Continuous, 60Hz							
AC: ISO102		115	120		*	*		dB
100400			1	2		*		μVrms/V
ISO106		125	130		*	*		dB
			0.3	0.6		*		μVrms/V
DC		140	160		* *	0.00		dB
Burgara (Burgara)			0.01	0.10			*	μVDC/V
Barrier Resistance			1014					Ω
Barrier Capacitance	V - 040V 001		6					pF
Leakage Current	V _{ISO} = 240Vrms, 60Hz		0.5	1.0		*	*	μArms
GAIN			100			14 May 1	_	
Nominal Gain			1			*		V/V
Initial Error ⁽³⁾			±0.1	±0.25		*	*	% FSR
Gain vs Temperature		3 8 6	±20	±50		±12	±25	ppm FSR/°
Nonlinearity ⁽⁴⁾	$V_0 = 10V \text{ to } +10V$		±0.04	±0.075		±0.02	±0.025	% FSR
INPUT OFFSET VOLTAGE								
Initial Offset	$V_{IN} = 0V$		±20	±70				mV
vs Temperature	VIN — OV		±250	±500		±150	±250	μV/°C
vs Power Supplies ⁽⁵⁾	Input Stage, V _{CC1} = ±10V to ±20V		3.7	_500		*	1230	mV/V
To Total Cappines	Output Stage, $V_{CC2} = \pm 10V$ to $\pm 20V$		-3.7					mV/V
	Colput Clage, 1002 1101 to 1201		0.7					111070
INPUT								
Voltage Range	Rated Operation	-10		+10	* *		*	V
Resistance		75	100		. *	*		kΩ
Capacitive			5			* *		pF
OUTPUT								
Voltage Range	Rated Operation	-10		+10	*		*	V
	Derated Operation	-12		+12	. · · · · · · · · · · · · · · · · · · ·	1.1	*	V
Current Drive		±5			* * * .			mA
Short Circuit Current		9	20	50	*	*	*	mA
Ripple Voltage ⁽⁶⁾	f = 0.5MHz to 1.5MHz		- 3			*		mVp-p
Resistance			0.3	1 1		*	*	Ω
Capacitive Load Drive Capability		10000			* * *			pF
Overload Recovery Time, 0.1%	V ₀ > 12V		30			*		μs
OUTPUT VOLTAGE NOISE		l						
Voltage: f = 0.1Hz to 10Hz			50					<i>μ</i> Vp-p
f = 0.1Hz to 70kHz			16					μVp-p μV/√Hz
Dynamic Range ⁽⁷⁾ : $f = 0.1Hz$ to $70kHz$	12-bit resolution, 1LSB, 20VFS		74					μν/ V Π2
f = 0.1Hz to 280Hz	16-bit resolution, 1LSB, 20VFS		96	i i				dB
						 		ub.
FREQUENCY RESPONSE								
Small Signal Bandwidth		1	70			*		kHz
Full Power Bandwidth, 0.1% THD	$V_0 = \pm 10V$		5			*		kHz
Slew Rate	$V_0 = \pm 10V$		0.5					V/µs
Settling Time, 0.1%	$V_0 = -10V \text{ to } +10V$		100			*		μs
Overshoot, Small Signal ⁽⁸⁾	$C_1 = C_2 = 0$		40			*		%
VOLTAGE REFERENCES								
Voltage Output, Ref1, Ref2	No Load	+4.995	+5.00	+5.005		*	*	VDC
vs Temperature			±5	20		*	*	ppm/°C
vs Supplies			10	-				μV/V
vs Load			400	1000		* *		μV/mA
Current Output		-0.1		+5				mA
Short Circuit Current		6	14	30		*	*	mA
	1					ı	l	

ELECTRICAL (CONT)

		IS	0102, ISO	106	ISO			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLIES								
Rated Voltage, ±Vcc1, ±Vcc2	Rated Performance		±15	1				V
Voltage Range		±10		±20				V
Quiescent Current: +Vcc1	No Load		+11	+15				mA
-V _{CC1}			-9	-12		*		mA
+V _{cc2}	The second second second second		+25	+33		*		mA
-V _{CC2}			-15	-20		*		mA
Power Dissipation: ±Vcc1			300	400		*		mW
±V _{CC2}			600	800		* *		mW
TEMPERATURE RANGE								
Specification		-25		+85				°C
Operating ⁽⁹⁾		-55	2.0	+125	*			°C
Storage		-65		+150				°C
Thermal Resistance, θ _{JA}		1	40	1		*		°C/W

^{*} Same as ISO102, ISO106.

NOTES: (1) 100% tested at rated continuous for 1 minute. (2) Isolation-mode rejection is the ratio of the change in output voltage to a change in isolation barrier voltage. It is a function of frequency as shown in the Typical Performance Curves. This is specified for barrier voltage slew rates not exceeding 100V/µs. (3) Adjustable to zero. FSR = Full Scale Range = 20V. (4) Nonlinearity is the peak deviation of the output voltage from the best fit straight line. It is expressed as the ratio of deviation to FSR. (5) Power Supply Rejection = change in Vos/20V supply change. (6) Ripple is the residual component of the barrier carrier frequency generated internally. (7) Dynamic Range = FSR/(Voltage Spectral Noise Density × square root of User Bandwidth). (8) Overshoot can be eliminated by band-limiting. (9) See Typical Performance Curve E for limitations.


ABSOLUTE MAXIMUM RATINGS


Supply Without Damage	±20V
Input Voltage Range	±50V
Continuous Isolation Voltage Across	Barrier
ISO102	1500Vrms
ISO106	3500Vrms
Junction Temperature	+160°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering 10 second	onds) +300°C
Amplifier and Reference Output	
Short Circuit Duration Cont	inuous to Common

ORDERING INFORMATION

			ISO	10X >	<
					-
-25°C to	+85°C				
	-25°C to	-25°C to +85°C	-25°C to +85°C		ISO10X) -25°C to +85°C

MECHANICAL





PIN CONFIGURATION


		180	102				180	106	
	-V _{CC1}	1	24	+V ₀₀₁		-V _{cc1}	1	40	+V _{0C1}
	V _{IN}	2	23	Offset Adjust		Vin	2	39	Offset Adjust
•	ain Adjust	3	22	Offset		Gain Adjust	3	38	Offset
Isolation	Common ₁	4	21	Reference ₁	Isolation	Common ₁	14	37	Reference ₁
Barrier	C,	T•	16	Digital Common	Barrier	C,	17	24	Digital Common
	Common ₂	10	15	C₂		Common ₂	18	23	C₂
	Reference ₂	11	14	Vout		Reference ₂	19	22	Vout
	+Vcca	12	13	-Vccs		+Vcc2	20	21	-Vcca


PIN DESCRIPTIONS


±V _{CC1} , Common ₁	Positive and negative power supply voltages and common (or ground) for the input stage. Common₁ is the analog reference voltage for input signals.
±V _{cc2} , Common₂	Positive and negative power supply voltages and common (or ground) for the ouptut stage. Common₂ is the analog reference voltage for output signals. The voltage between Common₁ and Common₂ is the isolation voltage and appears across the internal high voltage barrier.
Vin	Signal input pin. Input impedance is typically $100k\Omega$. The input range is rated for $\pm 10V$. The input level can actually exceed the input stage supplies. Output signal swing is limited only by the output supply voltages.
Gain Adjust	This pin is an optional signal input. A series 5kΩ potentiometer between this pin and the input signal allows a guaranteed ±1.5% gain adjustment range. When gain adjustment is not required, the Gain Adjust should be left open. Figure 4 illustrates the gain adjustment connection.
Reference ₁	+5V reference output. This low drift zener voltage reference is necessary for setting the bipolar offset point of the input stage. This pin must be strapped to either Offset or Offset Adjust to allow the isolation amplifier to function. The reference is often useful for input signal conditioning circuits. See Typical Performance Curve K for the effect of offset voltage change with reference loading. Reference, is identical to, but independent of, Reference. This output is short circuit protected.
Reference ₂	+5V reference output. This reference circuit is identical to, but independent of, Reference. It controls the bipolar offset of the output stage through an internal connection. This output is short circuit protected.
Offset	Offset input. This input must be strapped to Reference, unless user adjustment of bipolar offset is required.
Offset Adjust	This pin is for optional offset control. When connected to the Reference, pin through a 1kΩ potentiometer, ±150mV of adjustment range is guaranteed. Under this condition, the Offset pin should be connected to the Offset Adjust pin. When offset adjustment is not required, the Offset Adjust pin is left open. See Figure 4.
Digital Common	Digital common or ground. This separate ground carries currents from the digital portions of the output stage circuit. The best grounding practices require that digital common current does not flow in analog common connections. In most systems the physical connection between analog and digital commons must be at the system power supplies terminal to insure digital noise is kept out of the analog signal. Difference in potentials between the Common ₂ and Digital common pins can be ±1V. See Figure 2.
V _{OUT}	Signal output. Because the isolation amplifier has unity gain, the output signal is ideally identical to the input signal. The output is low impedance and is short-circuit-protected.
C ₁ , C ₂	Capacitors for small signal bandwidth control. These pins connect to the internal rolloff frequency controlling nodes of the output low-pass filter. Additional capacitance added to these pins will modify the bandwidth of the buffer. C ₂ is always twice the value of C ₁ . See Typical Performance Curve B for the relationship between bandwidth and C ₁ and C ₂ . When no connections are made to these pins, the full small signal bandwidth is maintained. Be sure to shield C ₁ and C ₂ pins from high electric fields on the PC board. This preserves AC Isolation Mode Rejection by reducing capacitive coupling effects.


TYPICAL PERFORMANCE CURVES


 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.

























TYPICAL PERFORMANCE CURVES (CONT)

 $T_A = +25^{\circ}C_1 V_{CC} = \pm 15 VDC$ unless otherwise noted





THEORY OF OPERATION

The ISO102 and ISO106 have no galvanic connection between the input and output. The analog input signal referenced to the input common is accurately duplicated at the output referenced to the output common. Because the barrier information is digital, potentials between the

two commons can assume a wide range of voltages and frequencies without influencing the output signal. Signal information remains undisturbed until the slew rate of the barrier voltage exceeds $100V/\mu s$. The amplifier is protected from damage for slew rates up to $100,000V/\mu s$.




FIGURE 1. Simplified Diagram of ISO102 and ISO106.

A simplified diagram of the ISO102 and ISO106 is shown in Figure 1. The design consists of an input voltage-controlled oscillator (VCO) also known as a voltage-to-frequency converter (VFC), differential capacitors, and output phase lock loop (PLL). The input VCO drives digital levels directly into the two 3pF barrier capacitors. The digital signal is frequency modulated and appears differentially across the barrier while the externally applied isolation voltage appears common-mode.

A sense amplifier detects only the differential information. The output stage decodes the frequency modulated signal by the means of a PLL. The feedback of the PLL employs a second VCO that is identical to the encoder VCO. The PLL forces the second VCO to operate at the same frequency (and phase) as the encoder VCO; therefore, the two VCOs have the same input voltage. The input voltage of the decoder VCO serves as the isolation buffer's output signal after passing through a 100kHz second order active filter.

ABOUT THE BARRIER

For any isolation product, barrier composition is of paramount importance in achieving high reliability. Both the ISO102 and ISO106 utilize two 3pF high voltage ceramic coupling capacitors. They are constructed of tungsten thick film deposited in a spiral pattern on a ceramic substrate. Capacitor plates are buried in the package, making the barrier very rugged and hermetically sealed. Capacitance results from the fringing electric fields of adjacent metal runs. Dielectric strength exceeds 10kV and resistance is typically 10¹⁴Ω. Input and output circuitry are contained in separate solder-sealed cavities, resulting in the industry's first fully hermetic hybrid isolation amplifier.

The ISO102 and ISO106 are free from partial discharge at rated voltages. Partial discharge is a form of localized breakdown that degrades the barrier over time. Since it does not bridge the space across the barrier, it is difficult to detect. Both isolation amplifiers have been extensively evaluated at high temperature and high voltage.

POWER SUPPLY AND SIGNAL CONNECTIONS

Figure 2 shows the proper power supply and signal connections. Each supply should be AC-bypassed to Analog Common with $0.1\mu\text{F}$ ceramic capacitors as close to the amplifier as possible. Short leads will minimize lead inductance. A ground plane will also reduce noise problems. Signal common lines should tie directly to the common pin if a low impedance ground plane is not used. Refer to Digital Common in the Pin Descriptions table.

To avoid gain and isolation-mode rejection (IMR) errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. Any capacitance across the barrier will increase AC leakage current and may degrade high frequency IMR. The schematic in Figure 3 shows the proper technique for wiring analog and digital commons together.




FIGURE 2. Power Supply and Signal Connection for ISO102 and ISO106.




FIGURE 3. Technique for Wiring Analog and Digital Commons Together in the ISO102 and ISO106.

DISCUSSION OF SPECIFICATIONS

The ISO102 and ISO106 are unity gain buffer isolation amplifiers primarily intended for high level input voltages on the order of IV to 10V. They may be preceded by operational, differential, or instrumentation amplifiers that precondition a low level signal on the order of millivolts and translate it to a high level.

ISOLATION-MODE REJECTION

The ISO102 and ISO106 provide exceptionally high isolation-mode rejection over a wide range of isolation-mode voltages and frequencies. The typical performance curves should be used to insure operation within the recommended range. The maximum barrier voltage allowed decreases as the frequency of the voltage increases. As with all isolation amplifiers, a change of voltage across the barrier will induce leakage current across the barrier. In the case of the ISO102 and ISO106, there exists a threshold of leakage current through the signal capacitors that can cause over-drive of the decoder's sense amplifier. This occurs when the slew rate of the isolation voltage reaches $100V/\mu s$. The output will recover in about $50\mu s$ from transients exceeding $100V/\mu s$.

Typical Performance Curve C indicates the expected isolation-mode rejection over a wide range of isolation voltage frequencies. Also plotted is the typical leakage current across the barrier at 240Vrms. The majority of the leakage current is between the input common pin and the output digital ground pin.

The ISO102 and ISO106 are intended to be continuously operated with fully rated isolation voltage and temperature without significant drift of gain and offset. See performance curve D for changes in gain and offset with isolation voltage.

SUPPLY AND TEMPERATURE RANGE

The ISO102 and ISO106 are rated for ± 15 V supplies; however, they are guaranteed to operate from ± 10 V to ± 20 V. Performance is also rated for an ambient temperature range of -25° C to $+85^{\circ}$ C. For operation outside this temperature range, refer to performance curve E to establish the maximum allowed supply voltage. Supply currents are fairly insensitive to changes in supply voltage or temperature. Therefore, the maximum current limits can be used in computing the maximum junction temperature under nonrated conditions.

OPTIONAL BANDWIDTH CONTROL

The following discussion relates optimum dynamic range performance to bandwidth, noise, and settling time.

The outputs of the ISO102 and ISO106 are the outputs of a second order low-pass Butterworth filter. Its low impedance output is rated for ± 5 mA drive and ± 12 V range with 10,000pF loads. The closed-loop bandwidth of the PLL is 70kHz, while the output filter is internally

set at 100kHz. The output filter lowers the residual voltage of the barrier FM signal to below the noise floor of the output signal.

Two pins are available for optional modification of the filter's bandwidth. Only two capacitors are required. Performance curve B gives the value of C_1 (C_2 is equal to twice C_1) for the desired bandwidth. Figure 4 illustrates the optional connection of both capacitors.

A tradeoff can be achieved between the required signal bandwidth and system dynamic range. The noise floor of the output limits the dynamic range of the output signal. The noise power varies with the square root of the bandwidth of the buffer. It is recommended that the bandwidth be reduced to about twice the maximum signal bandwidth for optimum dynamic range as shown in performance curve F. The output spectral noise density measurement is displayed in performance curve G. The noise is flat to within $5dB\sqrt{Hz}$ between 0.1Hz to 70kHz.

The overall small signal gain of the buffer amplifiers is shown in performance curve H. This assumes no external band-limiting capacitors. The total harmonic distortion for large signal sine wave outputs is plotted in performance curve I. The phase-lock-loop displays slightly nonuniform rise and fall edges under maximum slew conditions. Reducing the output filter bandwidth to below 70k Hz smoothes the output signal and eliminates any overshoot. See the settling time performance curve J.

OPTIONAL OFFSET AND GAIN ADJUSTMENT

In many applications the factory-trimmed offset is adequate. For situations where reduced or modified gain and offset are required, adjustment of each is easy. The addition of two potentiometers as shown in Figure 4 provides for a two step calibration.




FIGURE 4. Optional Gain Adjust, Offset Adjust, and Bandwidth Control.

Offset should be adjusted first. Gain adjustment does not interfere with offset. The potentiometer's TCR adds only 2% to overall temperature drift.

The offset and gain adjustment procedures are as follows:

- 1. Set $V_{\rm IN}$ to 0V and adjust R_1 to desired offset at the output.
- 2. Set V_{1N} to full scale (not zero). Adjust R_2 for desired gain.

PRINTED CIRCUIT BOARD LAYOUT

The distance across the isolation barrier, between external components, and conductor patterns, should be maximized to reduce leakage and arcing at high voltages. Good layout techniques that reduce stray capacitance will assure low leakage current and high AC IMR. For some applications, applying conformal coating compound such as urethane is useful in maintaining good performance. This is especially true where dirt, grease or moisture can collect on the PC board surface, component surface, or component pins. Following this industry-accepted practice will give best results, particularly when circuits are operated or tested in a moisture-condensing environment. Optimum coating can be achieved by administering urethane under vacuum conditions. This allows complete coverage of all areas.

Figure 5 shows the recommended layout of the DEM102 demonstration board. This board contains the ISO102 and PWS725. The PWS725 is a DC-to-DC converter with a rated barrier voltage of 1500Vrms. It provides isolated power for the ISO102's input stage and other input circuitry that may be used. The DEM102 board illustrates the ease of use of these components. Notice that the ISO102's external high voltage spacing is maintained on both sides of the PC board layout. The placement of bypass capacitors, gain and offset potentiometers, and the PWS725's input ripple filter components are shown. The DEM106 layout in Figure 6 is similar to the DEM102. It contains the ISO106 and PWS726, which is rated for 3500Vrms. The schematic of both demonstration boards appears in Figure 7. Boards are available from Burr-Brown to facilitate fast, easy evaluation of electrical and isolation performance.

Isolation-mode rejection can be affected by the PC board layout. The most critical pins for obtaining maximum IMR are C_1 and C_2 . These are the only high impedance nodes under normal operation and can be influenced by the barrier's voltage if not shielded. Grounded rings around the C_1 and C_2 contacts on the board greatly reduce high voltage electric fields at these pins. Maximum IMR is achieved when a ground plane is provided on both sides of the C_1 , C_2 interconnect.




FIGURE 5. Recommended Layout for ISO102 and PWS725 (Demonstration Board DEM102).




FIGURE 6. Recommended Layout for ISO106 and PWS726 (Demonstration Board DEM106).




FIGURE 7. Schematic for Layout in Figures 5 and 6.

APPLICATIONS

The ISO102 and ISO106 isolation amplifiers are used in three categories of applications:

- accurate isolation of signals from high voltage ground potentials,
- accurate isolation of signals from severe ground noise, and
- fault protection from high voltages in analog measurement systems.

Figures 8 through 18 show a variety of application circuits.




FIGURE 8. Isolated Power Current Monitor for Motor Circuit. (The ISO102 allows reliable safe measurement at high voltages.)




FIGURE 9. Isolated Power Line Monitor (0.5μA leakage current at 120Vrms.)




FIGURE 10. Battery Monitor for High Voltage Charging Circuit.




FIGURE 11. Isolated RTD Temperature Amplifier.




FIGURE 12. Programmable-Gain Isolation Channel with Gains of 1, 10, and 100.




FIGURE 13. Isolation Amplifier with Isolated Bipolar Input Reference.




FIGURE 14. Low Cost Eight-Channel Isolation Amplifier Block with Channel-to-Channel Isolation.




FIGURE 15. Thermocouple Amplifier with Ground Loop Elimination, Cold Junction Compensation, and Upscale Burn-out




FIGURE 16. Remote Isolated Thermocouple Transmitter with Cold Junction Compensation.




FIGURE 17. Isolated Instrumentation Amplifier for 300Ω Bridge. (Reference voltage from isolation amplifier is used to excite bridge.)




FIGURE 18. Right-Leg Driven ECG Amplifier (with defibrillator protection and calibrator).

AN ERROR ANALYSIS OF THE ISO102 IN A SMALL SIGNAL MEASURING APPLICATION

High accuracy measurements of low-level signals in the presence of high isolation mode voltages can be difficult due to the errors of the isolation amplifiers themselves.

This error analysis shows that when a low drift operational amplifier is used to preamplify the low-level source signal, a low cost, simple and accurate solution is possible.

In the circuit shown in Figure 1, a 50mV shunt is used to measure the current in a 500VDC motor. The OPA27 amplifies the 50mV by 200 \times to 10V full scale. The output of the OPA27 is fed to the input of the ISOI02, which is a unity-gain isolation amplifier. The $5k\Omega$ and $1k\Omega$ potentiometers connected to the ISOI02 are used to adjust the gain and offset errors to zero as described in the ISOI02 data sheet.

SOME OBSERVATIONS

The total errors of the op amp and the iso amp combined are approximately 0.6% of full-scale range. If the op amp had not been used to preamplify the signal, the errors

would have been 74.4% of FSR. Clearly, the small cost of adding the op amp buys a large performance improvement.

After gain and offset nulling, the dominant errors of the iso amp are gain nonlinearity and power supply rejection. Thus, well regulated supplies will reduce the errors even further.

The RMS noise of the ISO102 with a 120Hz bandwidth is only 0.18mVrms, which is only 0.0018% of the 10V full-scale output. Therefore, even though the $16\mu V/\sqrt{Hz}$ noise spectral density specification may appear large compared to other isolation amplifiers, it does not turn out to be a significant error term. It is worth noting that even if the bandwidth is increased to 10kHz, the noise of the iso amp would only contribute 0.016%FSR error.




FIGURE 1. 50mV Shunt Measures Current In A 500VDC Motor.

The Errors Of The Op Amp At 25°C (Referred To Input, RTI)

$$V_{E\,(OPA)} = V_{O}\left[1-\frac{1}{1+\frac{1}{\beta\,A_{VOL}}}\right] + V_{OS}\left[1+\frac{R_{1}}{R_{F}}\right] + I_{B}\,R_{1} + P.S.R. + Noise$$

 $V_{\text{E IOPAI}} = \text{Total Op Amp Error (RTI)}$

 $V_D = Differential Voltage (Full Scale) Across Shunt$

$$\left[1 - \frac{1}{1 + \frac{1}{\beta \text{ Avol}}} \right] = \text{Gain Error Due to Finite Open Loop Gain}$$

β = Feedback Factor

Avol = Open Loop Gain at Signal Frequency

Vos = Input Offset Voltage

I_B = Input Bias Current

P.S.R. = Power Supply Rejection (μ V/V) [Assuming a 20% change with ±15V supplies. Total error is twice that due to one supply]

Noise = $5nV\sqrt{Hz}$ (for $1k\Omega$ source resistance and 1kHz bandwidth)

ERROR _{IOM} (RTI)	-	GAIN ERROR		OFFSET		P.S.R.	_	NOISE
Ve (OPA)	= 50m\	$\sqrt{\left[1-\frac{1}{1+\frac{1}{10^6/200}}\right]}$] [0,	025mV $\left(1 + \frac{1}{200}\right) + 40 \times 10^{-9} \times 10^{3}$]	[20µV/V × 3V × 2]	[5nV√ 120 (nVrms)]
	=	0.01mV		[0,0251mV + 0,04mV]	+	0.12mV	+	$0,055 \times 10^{-3} \mathrm{mVrms}$
Error as % of FSR	= ,,,	0.02%	+	[0.05% + 0.08%]	+	0.24%	+	0.00011%
After Nulling	= 1	0.01mV	+	[0mV + 0mV]	+	0.12mV	+	0.055 × 10 ⁻⁹ mVrms
Error as % of FSR*		0.13mV 0.02%	+,	[0% + 0%]	+	0.24%	+	0.00011%
	==	0.26% of 50mV						

*FSR = Full-Scale Range. 50mV at input to op amp, or 10V at input (and output) of ISO amp.

The Errors Of The ISO Amp At 25°C (RTI)

$$V_{E \text{ (ISO)}} = \frac{1}{200} \left[\frac{V_{ISO}}{IMR} + V_{OS} + G.E. + \text{Nonlinearity} + P.S.R. + \text{Noise} \right]$$

VE (ISO) = Total ISO Amp Error

IMR = Isolation Mode Rejection

Vos = Input Offset Voltage

 $V_{ISO} = V_{IMV} = Isolation Voltage = Isolation Mode Voltage$

G.E. = Gain Error (% of FSR)

Nonlinearity = Peak-to-peak deviation of output voltage from best-fit straight line. It is expressed as ratio based on full-scale range.

P.S.R. = Change in $V_{OS}/10V \times Supply$ Change

Noise = Spectral noise density × √bandwidth. It is recommended that bandwidth be limited to twice maximum signal bandwidth for optimum dynamic range.

ERROR _{IBOI} (RTI)	_ '		IMR		Vos		G.E.		NONLINEARITY		P.S.R.		NOISE
V _E (ISO)	=	1 200	500VDC 140dB	+	70mV	+	$20V imes rac{0.25}{100}$	+	$\frac{0.75}{100} \times 20V$	+	$3.7 \text{mV} \times 3 \text{V} \times 2$	+	16µV√120 (rms)
	=	200	[0.05mV	+	70mV	+	50mV	+	15mV	+	22.2mV	+	0.175mVrms]
Error as % of FSR	=		0.0005%	+	0.7%	+	0.5%	+	0.15%	+	0.22%	+	0.00175%
After Nulling V _E ((SO)	==	1 200	[0.05mV	+	0mV	+	0mV	+	15mV	+	22.2mV	+	0.175mVrms]
	=	<u>1</u> 200	[37.2mV]										
	=		0.19mV										
Error as % of FSR	=		0.0005%	+	0%	+	0%	+	0.15%	+	0.22%	+	0.00175%
	=	0	.37% of 50mV										
Total Error	=		VE (OPA)	+	VE (ISO)								
	=		0.13mV	+	0.19mV								
	=		0.32mV										
	=	0	.64% of 50mV										





PWS725 PWS726

ADVANCE INFORMATION Subject to Change

Isolated, Unregulated DC/DC CONVERTERS

FEATURES

- ISOLATED ±7 TO ±18VDC OUTPUT FROM SINGLE 7 TO 18VDC SUPPLY
- ◆ ±15mA OUTPUT AT RATED VOLTAGE ACCURACY
- HIGH ISOLATION VOLTAGE PWS725: 1500Vrms PWS726: 3500Vrms
- LOW LEAKAGE CAPACITANCE: 9pF
- LOW LEAKAGE CURRENT: 2μA, max, at 240VAC 50/60Hz
- HIGH RELIABILITY DESIGN

DESCRIPTION

The PWS725 and PWS726 convert a single 7 to 18VDC input to bipolar voltages of the same value as the input voltage. The converters are capable of providing ± 15 mA at rated voltage accuracy and up to ± 40 mA without damage. (See Output Current Rating.)

The PWS725 and PWS726 converters provide reliable, engineered solutions where isolated power is required in critical applications. The high isolation voltage rating is achieved through use of a specially-designed transformer and physical spacing. An additional high dielectric-strength, low leakage transformer coating increases the isolation rating of the PWS726.

Reliability and performance are designed in. The bifilar wound, wirebonded transformer simultaneously provides lower output ripple than competing

- COMPACT
- LOW COST
- EASY TO APPLY—FEW EXTERNAL PARTS

APPLICATIONS

- MEDICAL EQUIPMENT
- INDUSTRIAL PROCESS EQUIPMENT
- TEST EQUIPMENT
- DATA ACQUISITION

designs, and a higher performance/cost ratio. The soft-start oscillator/driver design assures full operation of the oscillator before either MOSFET driver turns on, protects the switches, and eliminates high inrush currents during turn-on. Input current sensing protects both the converter and the load from possible thermal damage during a fault condition.

Special design features make these converters especially easy to apply. The compact size allows dense circuit layout while maintaining critical isolation requirements. The Sync connection allows frequency synchronization of up to eight converters. The Enable input allows control over output power in instances where shutdown is desired to conserve power, such as in battery-powered equipment, or where sequencing of power turn-on/turn-off is desired.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS


ELECTRICAL

 $T_A = +25^{\circ}C,\ C_L = 1.0\mu\text{F ceramic},\ V_{\text{IN}} = 15\text{VDC},\ \text{operating frequency} = 400\text{kHz},\ V_{\text{OUT}} = \pm15\text{VDC},\ C_{\text{IN}} = 1.0\mu\text{F ceramic},\ I_{\text{OUT}} = \pm15\text{mA},\ \text{unless otherwise noted}.$


	그 항공학 가장 한 바다 다 가는 살이 된다.				ADVAN	CE INFOR	MATION	
			PWS725			PWS726		
PARAMETERS	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT								
Rated Voltage Input Voltage Range Input Current Input Current Ripple	$l_0=\pm 15 mA$ No external filtering L-C input filter, $l_{\rm iN}=100 \mu H,~C_{\rm iN}=1 \mu F^{(1)}$ C only, $C_{\rm iN}=1 \mu F$	7	15 82 150 5 60	18	•	•	٠	VDC VDC mA mAp-p mAp-p mAp-p
ISOLATION								
Test Voltages Rated Voltage Isolation Impedance Leakage Current	Input to output, 10 seconds Input to output, 60 seconds, minimum Input to output, continuous, AC 60Hz Input to output, continuous DC Input to output Input to output, 240Vrms, 60Hz	4000 1500	10 ¹² 9 1.2	1500 2121 2.0	8000 3500	•	3500 4949 •	VDC Vrms Vrms VDC Ω∥pF μA
OUTPUT								
Rated Output Voltage Output Current Load Regulation Ripple Voltage (400kHz)	Balanced loads Single-ended Balanced loads, $\pm 10 \text{mA} < l_{\text{Out}} < \pm 40 \text{mA}$ No external capacitor $l_{\text{O}} = 10 \mu \text{H}$, $l_{\text{O}} = 1 \mu \text{F}$ (Figure 1)	14.25	15.00 15.0 60 10	15.75 40 80 0.4	•	:		VDC mA mA %/mA mVp-p mVp-p
Output Switching Noise Output Capacitive Load Voltage Balance, V+, V- Sensitivity to ΔV _{IN} Output Voltage Temp. Coefficient	$L_0 = 0 \mu H$, C_0 filter only $L_0 = 10 \mu H$, $C_0 = 1.0 \mu F$ $L_0 = 100 \mu H$, C filter C filter only		0.04 1.15 10	10 1	nance Gu	rves *	:	mVp-p μF μF % V/V mV/°C
TEMPERATURE				1	1	I	<u></u>	
Specification Operating Storage		-25 -25 -25		+85 +85 +125	:		:	ဂံ ဂံ ဂံ

^{*}Specification same as PWS725. NOTE: (1) See Figure 1.

MECHANICAL




PIN CONFIGURATION



TYPICAL PERFORMANCE CURVES

 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted



THEORY OF OPERATION

The PWS725 and the PWS726 DC-to-DC converters consist of a free-running oscillator, control and switch driver circuitry, MOSFET switches, a transformer, a bridge rectifier, and filter capacitors together in a 32-pin DIP (0.900 inches nominal) package. The control circuitry consists of current limiting, soft start, frequency adjust, enable, and synchronization features.

In instances where several converters are used in a system, beat frequencies developed between the converters are a potential source of low frequency noise in the supply and ground paths. This noise may couple into signal paths. By connecting the SYNC pins together, up to eight converters can be synchronized and these beat frequencies avoided. The unit with the highest natural

frequency will determine the synchronized running frequency. To avoid excess stray capacitance, the SYNC pin should not be loaded with more than 50pF. If unused, the SYNC pin must be left open.

Soft start circuitry protects the MOSFET switches during start up. This is accomplished by holding the gate-tosource voltage of both MOSFET switches low until the free-running oscillator is fully operational. In addition to the soft start circuitry, input current sensing also protects the MOSFET switches. This current limiting keeps the FET switches operating in their safe operating area under fault conditions or excessive loads. When either of these conditions occur, the peak input current exceeds a safe limit. The result is an approximate 5% duty cycle, 300 µs drive period to the MOSFET switches. This protects the internal MOSFET switches as well as the external load from any thermal damage. When the fault or excessive load is removed, the converter resumes normal operation. A delay period of approximately 50 µs incorporated in the current sensing circuitry allows the output filter capacitors to fully charge after a fault is removed. This delay period corresponds to a filter capacitance of no more than 1µF at either of the output pins. This provides full protection of the MOSFET switches and also sufficiently filters the output ripple voltage (see specification table). The current sensing circuitry is designed to provide thermal protection for the MOSFET switches over the operating temperature range as well. The low thermal resistance of the package $(\theta_{\rm JC} = 10^{\circ}{\rm C/W})$ ensures safe operation under rated conditions. When these rated conditions are exceeded, the unit will go into its shutdown mode.

An optional potentiometer can be connected between the two FREQUENCY ADJUST pins to trim the oscillator operating frequency $\pm 10\%$ (see Figure 1). Care should be taken when trimming the frequency near the low frequency range. If the frequency is trimmed too low, the peak inductive currents in the primary will trip the input current sensing circuitry to protect the MOSFET switches from these peak inductive currents.

The ENABLE pin allows external control of output power. When this pin is pulled low, output power is disabled. Logic thresholds are TTL compatible. When not used, the Enable input may be left open or tied to $V_{\rm IN}$ (pin 16).

OUTPUT CURRENT RATING

The total current which can be drawn from the PWS725 or PWS726 is a function of total power being drawn from both outputs (see Functional Diagram). If one output is not used, then maximum current can be drawn from the other output. If both outputs are loaded, the total current must be limited such that:

$$|I_L + | + |I_L - | \le 80 \text{mA}$$

It should be noted that many analog circuit functions do not simultaneously draw full rated current from both the positive and negative supplies. For example, an operational amplifier may draw 13mA from the positive supply under full load while drawing only 3mA from the negative supply. Under these conditions, the PWS725/726 could supply power for up to five devices (80mA \div 16mA \approx 5). Thus, the PWS725/726 can power more circuits than is at first apparent.

ISOLATION VOLTAGE RATINGS

Because a long-term test is impractical in a manufacturing situation, the generally accepted practice is to perform a production test at a higher voltage for some shorter period of time. The relationship between actual test conditions and the continuous derated maximum specification is an important one. Burr-Brown has chosen a deliberately conservative one: VDC_{TEST} = (2 × VACrms continuous rating) + 1000V for ten seconds. This choice is appropriate for conditions where system transient voltages are not well defined.* Where the real voltages are well-defined or where the isolation voltage is not continuous, the user may choose a less conservative derating to establish a specification from the test voltage.




FIGURE 1. PWS725/726 Functional Diagram.

^{*}Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS I-109 and ICS I-111.

THIS PAGE INTENTIONALLY LEFT BLANK







Monolithic 12-Bit ANALOG-TO-DIGITAL CONVERTER

FEATURES

- INDUSTRY-STANDARD 12-BIT ADC
- MONOLITHIC CONSTRUCTION
- LOW COST
- ±0.012% LINEARITY
- 25µs MAX CONVERSION TIME
- ±12V or ±15V OPERATION
- NO MISSING CODES −25°C to +85°C
- HERMETIC 32-PIN PACKAGE
- PARALLEL OR SERIAL OUTPUTS
- 705mW MAX DISSIPATION

DESCRIPTION


The ADC80MAH-12 is a 12-bit single-chip successive-approximation analog-to-digital converter for low cost converter applications. It is complete with a comparator, a 12-bit DAC which includes a 6.3V reference laser-trimmed for minimum temperature coefficient, a successive approximation register (SAR), clock, and all other associated logic functions.

Internal scaling resistors are provided for the selection of analog input signal ranges of ± 2.5 V, ± 5 V, ± 10 V, 0 to ± 5 V, or 0 to ± 10 V. Gain and offset errors may be externally trimmed to zero, enabling initial end-point accuracies of better than $\pm 0.12\%$ ($\pm 1/2$ LSB).

The maximum conversion time of $25\mu s$ makes the ADC80MAH-12 ideal for a wide range of 12-bit applications requiring system throughput sampling rates up to 40kHz. In addition, this A/D converter may be short-cycled for faster conversion speed with

reduced resolution, and an external clock may be used to synchronize the converter to the system clock or to obtain higher-speed operation. The convert command circuits have been redesigned to allow simplified free-running operation with internal or external clock.

Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pull-up resistors on digital inputs not requiring connection. The ADC80MAH-12 operates equally well with either $\pm 15 \rm V~or~\pm 12 \rm V~analog~power~supplies,$ and also requires use of a $+5 \rm V~logic~power~supply.$ However, unlike many ADC80-type products, a $+5 \rm V~analog~power~supply$ is not required. It is packaged in a hermetic 32-pin side-brazed ceramic dual-in-line package.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS


ELECTRICAL

At $T_A = +25$ °C, $\pm V_{CC} = 12V$ or 15V, $V_{DD} = +5V$ unless otherwise specified.


MODEL		ADC80MAH-12			
	MIN	TYP	MAX	UNITS	
RESOLUTION			12	Bits	
INPUT					
ANALOG				T	
Voltage Ranges: Unipolar		0 to +5, 0 to +10		V V	
Bipolar	2.45	±2.5, ±5, ±10	0.55	V	
Impedance: 0 to +5V, ±2.5V 0 to +10V, ±5V	4.9	2.5	2.55 5.1	kΩ	
±10V	9.8	10	10.2	kΩ	
DIGITAL		+		+	
Logic Characteristics (Over specification temperature range)					
V _{IH} (Logic "1")	2.0		5.5	. v	
V _{IL} (Logic "0")	-0.3		+0.8	V	
$I_{IH} \; (V_{IN} = +2.7V)$			20	μA	
$I_{\rm IL} (V_{\rm IN} = +0.4V)$	-20			μΑ	
Convert Command Pulse Width ⁽¹⁾	100ns		20	μs	
TRANSFER CHARACTERISTICS					
ACCURACY Gain Error ⁽²⁾		1 401		0/ -4 505(3)	
Offset Error ⁽²⁾ : Unipolar		±0.1 ±0.05	±0.3 ±0.2	% of FSR ⁽³⁾ % of FSR	
Bipolar		±0.05	±0.2	% of FSR	
Linearity Error		1	±0.012	% of FSR	
Differential Linearity Error		±1/2	±3/4	LSB	
Inherent Quantization Error		±1/2		LSB	
POWER SUPPLY SENSITIVITY					
$11.4V \le \pm V_{CC} \le 16.5V$		±0.003	±0.009	% of FSR/%Vc	
$+4.5V \le V_{DD} \le +5.5V$		±0.002	±0.005	% of FSR/%V	
DRIFT		1 10			
Total Accuracy, Bipolar ⁽⁴⁾ Gain		±10 ±15	±23 ±30	ppm/°C	
Offset: Unipolar		±3	±30	ppm/°C ppm of FSR/°	
Bipolar		±7	±15	ppm of FSR/°	
Linearity Error Drift		±1	±3	ppm of FSR/%	
Differential Linearity over Temperature Range			±3/4	LSB	
No Missing Code Temperature Range	-25		+85	00 ℃	
Monotonicity Over Temperature Range		Guaranteed			
CONVERSION TIME(5)		22	25	μs	
OUTPUT					
DIGITAL (Bits 1-12, Clock Out, Status, Serial Out)					
Output Codes ⁽⁶⁾ Parallel: Unipolar		СЅВ			
Bipolar		сов, стс			
Serial (NRZ) ⁽⁷⁾		CSB, COB		1	
Logic Levels: Logic 0 (I _{SINK} ≤ 3.2mA)			+0.4	V	
Logic 1 (I _{SOURCE} ≤ 80μA)	+2.4	1 1		V	
Internal Clock Frequency		520		kHz	
INTERNAL REFERENCE VOLTAGE					
Voltage Source Current Available for External Loads ⁽⁸⁾	+6.28 200	+6.3	+6.32	ν μΑ	
Temperature Coefficient	200	±10	±30	ppm/°C	
POWER SUPPLY REQUIREMENTS		+		+	
Rated Supply Voltages		+5, ±12 or ±15		V	
Supply Ranges: ±Vcc	±11.4		±16.5	V	
V _{DD}	+4.5		+5.5	V	
Supply Drain: +Icc (+Vcc = 15V)		8.5	11	mA	
$-I_{cc} \left(-V_{cc} = 15V\right)$		21	24	mA	
I_{DD} (V _{CC} = 5V) Power Dissipation (\pm V _{CC} = 15V, V _{DD} = 5V)		30 593	36 705	mA mW	
Thermal Resistance, θ _{JA}		50	703	°C/W	
TEMPERATURE RANGE (Ambient)				1	
Specification	-25		+85	°C	
Operating (derated specs)	-55		+125	°C	
Storage	-65	1	+150	°C	

NOTES: (1) Accurate conversion will be obtained with any convert command pulse width of greater than 100ns; however, it must be limited to 20µs (max) to assure the specified conversion time. (2) Gain and Offset errors are adjustable to zero. See "Optional External Gain and Offset Adjustment" section. (3) FSR means Full-Scale Range and is 20V for ±10V range, 10V for ±5V and 0 to ±10V ranges, etc. (4) Includes drift due to linearity, gain, and offset drifts. (5) Conversion time is specified using internal clock. For operation with an external clock see "Clock Options" section. This converter may also be short-cycled to less than 12-bit resolution for shorter conversion time; see "Short Cycle Feature" section. (6) CSB means Complementary Straight Binary, COB means Complementary Offset Binary, and CTC means Complementary Two's Complement coding. See Table I for additional information. (7) NRZ means Non-Return-to-Zero coding. (8) External loading must be constant during conversion, and must not exceed 200µA for guaranteed specification.

CONNECTION DIAGRAM



MECHANICAL



ORDERING INFORMATION


Model	Resolution (bits)	
ADC80MAH-12	12	ı
ADC80MAH-12/QM(1)	12	l


NOTE: (1) /QM suffix indicates Environmental Screening; see Table IV for details.

ABSOLUTE MAXIMUM RATINGS

$\begin{array}{llllllllllllllllllllllllllllllllllll$
to Analog Common
Maximum Junction Temperature
 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

TYPICAL PERFORMANCE CURVES





DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a significantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers.

The zero or minus full-scale value is located at an analog input value 1/2LSB before the first code transition (FFF_H to FFE_H). The plus full-scale value is located at an analog value 3/2LSB beyond the last code transition (001_H to 000_H). See Figure 1 which illustrates these relationships. A linearity specification which guarantees $\pm 1/2LSB$ maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than $\pm 1/2LSB$.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of 20V (\pm 10V operation), the minus full-scale value of -10V is 2.44mV below the first code transition (FFF_H to FFE_H at -9.99756V) and the plus full-scale value of +10V is 7.32mV above the last code transition (001_H to 000_H at




FIGURE 1. Transfer Characteristic Terminology.

+9.99268V). Ideal transitions occur ILSB (4.88mV) apart, and the $\pm 1/2$ LSB linearity specification guarantees that no actual transition will vary from the ideal by more than 2.44mV. The LSB weights, transition values, and code definitions for each possible ADC80 analog input signal range are described in Table I.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary Output	Input Voltage Range and LSB Values					
Analog Input Voltage Range	Defined As:	±10V	±5V	±2.5V	0 to +10V	0 to +5V
Code Designation		COB ⁽¹⁾ or CTC ⁽²⁾	COB or CTC	COB or CTC	CSB ⁽³⁾	CSB
One Least Significant Bit (LSB)	FSR/2 ⁿ n = 8 n = 10 n = 12	20V/2 ⁿ 78.13mV 19.53mV 4.88mV	10V/2 ⁿ 39.06mV 9.77mV 2.44mV	5V/2 ⁿ 19.53mV 4.88mV 1.22mV	10V/2 ⁿ 39.06mV 9.77mV 2.44mV	5V/2 ⁿ 19.53mV 4.88mV 1.22mV
Transition Values MSB LSB 001 _H to 000 _H 800 _H to 7FF _H FFF _H to FFE _H	+ Full Scale Midscale – Full Scale	+10V - 3/2LSB 0 -10V + 1/2LSB	+5V - 3/2LSB 0 -5V + 1/2LSB	+2.5V - 3/2LSB 0 -2.5V + 1/2LSB	+10V - 3/2LSB +5V 0 + 1/2LSB	+5V - 3/2LSB +2.5V 0 + 1/2LSB

NOTES: (1) COB = Complementary Offset Binary. (2) CTC = Complementary Two's Complement—obtained by using the complement of the most significant bit (MSB). MSB is available on pin 8. (3) CSB = Complementary Straight Binary.

CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is 1LSB, which for 12-bit operation with a 20V span is equal to 4.88mV. Refer to Table I for LSB values for other ADC80 input ranges.

DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is the difference between an ideal ILSB code width (quantum) and the actual code width. A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of -ILSB), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. ADC80 is guaranteed to have no missing codes to 12-bit resolution over its full specification temperature range.

QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1/2$ LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

UNIPOLAR OFFSET ERROR

An ADC80 connected for unipolar operation has an analog input range of 0V to plus full scale. The first output code transition should occur at an analog input value 1/2LSB above 0V. Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC80 follows this convention. Thus, bipolar offset error for the ADC80 is defined as the deviation of the actual transition value from the ideal transition value located 1/2LSB above minus full scale.

GAIN ERROR

The last output code transition (001_H to 000_H) occurs for an analog input value 3/2LSB below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the

actual 25°C value to the value at the extremes of the Specification temperature range. The temperature coefficient applies independently to the two halves of the temperature range above and below +25°C.

POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC80 assume the application of the rated power supply voltages of $\pm 5V$ and $\pm 12V$ or $\pm 15V$. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of course, results in a proportional change in all code transition values (i.e., a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

TIMING CONSIDERATIONS

Timing relationships of the ADC80 are shown in Figure 2.

During conversion, the decision as to the proper state of any bit (bit "n") is made on the rising edge of clock pulse "n+1". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic "1" to logic "0" shortly after the falling edge of the 13th clock pulse, and with valid output data ready to be read at that time.

Additional convert commands applied during conversion will be ignored.

Status remains high until after the falling edge of the 13th clock pulse. This allows direct use of status for latching parallel data.




FIGURE 2. Timing Diagram (nominal values at +25°C with internal clock).

DEFINITION OF DIGITAL CODES

Parallel Data

Three binary codes are available on the ADC80 parallel output; all three are complementary codes, meaning that logic "0" is true. The available codes are complementary straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) and complementary two's complement (CTC) for bipolar input signal ranges. CTC coding is obtained by complementing bit 1 (the MSB) relative to its normal state for CSB or COB coding; the complement of bit 1 is available on pin 8.

Serial Data

Two (complementary) straight binary codes are available on the serial output of the ADC80; as in the parallel case, they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values of Table I also apply to the serial data output, except that the CTC code is not available. All clock pulses available from the ADC80 have equal pulse widths to facilitate transfer of the serial data into external logic devices without external shaping.

LAYOUT AND OPERATING INSTRUCTIONS

LAYOUT PRECAUTIONS

Analog and digital commons are not connected together internally in the ADC80, but should be connected together as close to the unit as possible, preferably to an analog common ground plane beneath the converter. If these common lines must be run separately, use wide conductor pattern and a $0.01\mu F$ to $0.1\mu F$ nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog input lines and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external gain and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC80 as possible. Capacitive loading on comparator and input pins should be kept to a minimum to maintain converter performance.

POWER SUPPLY DECOUPLING

The power supplies should be bypassed with $1\mu F$ to $10\mu F$ tantalum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC80 will be driving into a nominal DC input impedance of $2.3k\Omega$ to $9.2k\Omega$ depending upon the range selected. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

INPUT SCALING

The ADC80 offers five standard input ranges: 0V to +5V, 0V to +10V, $\pm 2.5V$, $\pm 5V$, and $\pm 10V$. The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter. Select the appropriate input range as indicated by Table II. The input circuit architecture is illustrated in Figure 3. External padding resistors can be added to modify the factory-set input ranges (such as addition of a small external input resistor to change the 10V range to a 10.24V range). Alternatively, the gain range of the converter may easily be increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by decreasing the value of the gain adjust series resistor in Figure 5.

TABLE II. Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 12 To Pin	Connect Pin 14 To	Connect Input Signal To
±10V	COB or CTC	11	Input Signal	14
±54V	COB or CTC	11	Open	13
±2.5V	COB or CTC	11	Pin 11	13
0 to +5V	CSB	15	Pin 11	13
0 to +10V	CSB	15	Open	13




FIGURE 3. Input Scaling Circuit.

CALIBRATION

Optional External Gain And Offset Adjustments

Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC80 as shown in Figures 4 and 5 for both unipolar and bipolar operation. Multiturn potentiometers with 100ppm/°C or better TCR are recommended for minimum drift over temperature and time. These pots may be of any value between $10k\Omega$ and $100k\Omega$. All fixed resistors should be 20% carbon or better. Although not necessary in some applications, pin 16 (Gain Adjust) should be preferably bypassed with a $0.01\mu F$ nonpolarized capacitor to analog common to minimize noise pickup at this high impedance point, even if no external adjustment is required.




FIGURE 4. Two Methods of Connecting Optional Offset Adjust.




FIGURE 5. Two Methods of Connecting Optional Gain Adjust.

Adjustment Procedure

OFFSET—Connect the offset potentiometer as shown in Figure 4. Set the input voltage to the nominal zero or minus full-scale voltage plus 1/2LSB. For example, referring to Table I, this value is -10V +2.44mV or -9.99756V for the -10V to +10V range.

With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between FFE_H and FFF_H with approximately 50% occurrence of each of the two codes. In other words, the potentiometer is adjusted until bit 12 (the LSB) indicates a true (logic "0") condition approximately half the time.

GAIN—Connect the gain adjust potentiometer as shown in Figure 5. Set the input voltage to the nominal plus full-scale value minus 3/2LSB. Once again referring to Table I, this value is +10V -7.32mV or +9.99268V for the -10V to +10V range. Adjust the gain potentiometer

until the output code is alternating between $000_{\rm H}$ and $001_{\rm H}$ with an approximate 50% duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transitions to a precisely known value.

CLOCK OPTIONS AND SHORT CYCLE FEATURE

The ADC80 is extremely versatile in that it can be operated in several different modes with either internal or external clock. Most of these options can be implemented with inexpensive TTL logic as shown in Figures 6 through 9. Pin 20 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 19.

A short-cycle input (pin 21) permits the conversion to be terminated after any number of desired bits has been converted, allowing shorter conversion times in applications not requiring full 12-bit resolution. In these situations, the short-cycle pin should be connected to the bit output pin of the next bit after the desired resolution. For example, when 10-bit resolution is desired, pin 21 is connected to pin 28 (bit 11). In this example, the conversion cycle terminates and status is reset after the bit 10 decision. Short-cycle pin connections and associated maximum 12-, 10-, and 8-bit conversion times (with internal clock) are shown in Table III. Shorter conversion times are possible with an external clock applied to pin 19. With increasing clock speed, linearity performance will begin to degrade as indicated in the Typical Performance Curves. These curves should be used only as guidelines because guaranteed performance is specified and tested only with the internal clock.

TABLE III. Short-Cycle Connections and Conversion Times for 8-, 10-, and 12-Bit Resolutions— ADC80MAH-12.

Resolution (Bits)	12	10	8
Connect pin 21 to	Pin 9 or NC	Pin 28	Pin 30
Maximum Conversion Time ⁽¹⁾ Internal Clock (μs)	25	22	18
Maximum Linearity Error at +25°C (% of FSR)	J.012	0.048	0.20

NOTE: (1) Conversion time to maintain $\pm 1/2$ LSB linearity error.




FIGURE 6. Continuous Conversion with External Clock. (Conversion is initiated by 14th clock pulse. Clock runs continuously.)




FIGURE 7. Continuous Conversion.




FIGURE 8. Internal Clock—Normal Operating Mode.
(Conversion initiated by the rising edge of the convert command. The internal clock runs only during conversion.)




FIGURE 9. Continuous External Clock. (Conversion intitiated by rising edge of convert command. The convert command must be synchronized with clock.)

ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table IV is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

TABLE IV. Screening Flow for ADC80MAH-12/QM.

Screen	MIL-STD-883 Method, Condition	Screening Level
Internal Visual	2010	
High Temperature Storage (Stabilization Bake)	1008, C	24 hour, +150°C
Temperature Cycling	1010, C	10 cycles, -65°C to +150°C
Constant Acceleration	2001, A	5000 G
Electrical Test	Burr-Brown test procedure	
Burn-in	1015, B	160 hour, +125°C, steady state
Hermeticity: Fine Leak Gross Leak	1014, A1 or A2 1014, C	5 × 10 ⁻⁷ atm cc/s bubble test only, pre-conditioning omitted
Final Electrical	Burr-Brown test procedure	
Final Drift	Burr-Brown test procedure	
External Visual	2009	





ADC84 ADC85H ADC87H

IC ANALOG-TO-DIGITAL CONVERTERS

FEATURES

- INDUSTRY STANDARD 12-BIT A/D CONVERTERS
- COMPLETE WITH CLOCK AND INPUT BUFFER
- HIGH SPEED CONVERSION: 10µs (max)
- REDUCED CHIP COUNT—HIGH RELIABILITY
- LOWER POWER DISSIPATION: 450mW (typ)
- ±0.012% MAX LINEARITY

- THREE TEMPERATURE RANGES:
- 0°C to +70°C
- -25°C to +85°C
- -55°C to +125°C
- NO MISSING CODES OVER FULL TEMPERATURE RANGE
- PARALLEL AND SERIAL OUTPUTS
- +12V or ±15V POWER SUPPLY OPERATION
- HERMETIC 32-PIN CERAMIC SIDE-BRAZED DIP

DESCRIPTION

The ADC85H Series of analog-to-digital converters utilize state-of-the-art IC and laser-trimmed thin-film components, and are packaged in a 32-pin hermetic side-brazed package.

Complete with internal reference and input buffer amplifier, they offer versatility and performance formerly offered only in larger modular or rackmount packages.

Thin-film internal scaling resistors are provided for the selection of analog input signal ranges of ± 2.5 V, ± 5 V, ± 10 V, 0 to ± 5 V or 0 to ± 10 V. Gain and offset errors may be externally trimmed to zero, offering

initial accuracies of better than $\pm 0.012\%$ ($\pm 1/2$ LSB).

The fast $10\mu s$ conversion speed for 12-bit resolution makes these ADCs excellent for a wide range of applications where system throughput sampling rates of 100kHz are required. In addition, they may be short cycled and the clock rate control may be used to obtain faster conversion speeds at lower resolutions.

Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are CMOS/TTL-compatible. Power supply voltages are ± 12 VDC or ± 15 VDC and ± 5 VDC.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL


Specified at +25°C and rated supplies unless otherwise noted.

	DC84KG-12			ADC85H-12			ADC87H-1	12	4
MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
		12							Bits
				- 1- 1					
							·	T	
	+2.5. +5. +1	0		*			*		V
				*			*		l v
			*	*					kΩ
			*	*	*	*	*		kΩ
			*	*	*	*	*		kΩ
	"					*		-	MΩ
100	50	1.0		*					nA
	30								110
	9					100			μs
ļ									μ5
	'	- 1		·			١ .		
1		sitive pulse	e 50ns (mir	n), trailing (edge initiate	es conversi	on		
	1 1			* * .			. * '	1	TTL Load
		1					T	T	T
	+01	+0.25							%
1							-		% of FSR ⁽⁵⁾
				*				1 .	% of FSR
	-0.1								% of FSR
	+0.5	10.012							LSB
					. 1				LSB
0	_0.5	+70	-25	1.0	+85	55		+125	°C LSB
"		170	-20		100	-55		+125	ļ
1.									1
1	±0.004						*		% of FSR/%V
l .	±0.001						*		% of FSR/%V
†									<u> </u>
	1 1	+30			+15			+15	ppm/°C
	+3		41.44	+3	-10	-	ĺ		ppm of FSR/s
	-5	+15			+7				ppm of FSR/s
į							ĺ		ppm of FSR/°
	Guaranteed				. 12			12	ppin or FSH/
-	T							 	<u> </u>
1		10				L	L	<u> </u>	μs
,									
1									
1	CSB			*			*		
	COB, CTC			*			* *		
1	2			*					TTL Loads
ŀ	CSB, COB	-		*			*		
	1 2 1			*			* *		TTL Loads
Logic "	1" during co	nversion		*			* .		
	1 2 1				İ				TTL Loads
1	2			*					TTL Loads
1	1.35			*			*		MHz
							1.		
+62	+6.3	+6.4	*	*			*		V
1 .0.2	0.5						1		μА
1				+5			+5	+10	ppm/°C
1		120			1 10	L		1 -10	I ppiiii C
·		- 1						,	
	-5, \pm 12 or \pm			. *			*		, v
+4.75	1 1	+5.25	*		*	*			V
±11.4			*		*	* *			V
1		20			*		1	*	mA .
1		25			. *.		1		mA.
1		10			*	1		*	,mA
	450	725		*			*		mW
	ergi i				-				
				r			· · · · · · · · · · · · · · · · · · ·	T	T
n		+70	25	l	+85	55		1 +195	9C
0		+70 +85	-25 -55		+85 +125	-55		+125	°C
0 -25 -65		+70 +85 +150	−25 −55 *		+85 +125 *	−55 *		+125	ာိ့ ပ
	0 2.45 4.9 9.8 100	#2.5, ±5, ±1 0 to +5, 0 to + 2.45	### 12 ### 12 ### 12 ### 15 ### 10	12	12	### ##################################	12	### ### ##############################	12


^{*}Specification is the same as ADC84KG-12.

NOTES: (1) Model ADC84KG-10 is the same as model ADC84KG-12 except for the following: (a) Resolution: 10 bits (max), (b) Linearity Error: ±0.048% of FSR (max), (c) Conversion Time: 6µs (max), (d) Internal Clock Frequency: 1.9MHz (typ). (2) If the buffer is used, delay Convert Command until amplifier settles. (3) DTL/TTL compatible. For digital inputs Logic "0" = 0.8V (max) and Logic "1" = 2.0V min. For digital outputs Logic "0" = 0.4V (max) and Logic "1" = 2.4V (min). (4) Adjustable to zero. (5) FSR means Full Scale Range. (6) The error shown is the same as ±1/2LSB max linearity error in % of FSR. (7) Internal clock is externally adjustable.

CONNECTION DIAGRAM—ADC85H SERIES



MECHANICAL



ORDERING INFORMATION

	Resolution	Temp Range
Model	(Bits)	(°C)
ADC84KG-10	10	0 to +70
ADC84KG-12	12	0 to +70
ADC85H-12	12	-25 to +85
ADC85HQ-12*	.12	-25 to +85
ADC87H-12	12	-55 to +125
ADC87HQ-12*	12	-55 to +125

^{*} Q suffix indicates environmental screening; see Table II for details.

THEORY OF OPERATION

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of $\pm 1/2$ LSB. The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits OFF) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the A/D converter. A Differential Linearity error of $\pm 1/2$ LSB means that the width of each bit step over the range of the A/D converter is 1LSB $\pm 1/2$ LSB.

The ADC84, ADC85H and ADC87H are also monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. Burr-Brown also guarantees that these converters will have no missing codes over a specified temperature range. Figure 2 is the timing diagram.




FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.




FIGURE 2. Timing Diagram.

DIGITAL CODES

Parallel Data

Three binary codes are available on the ADC85H series parallel output:

- complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges;
- complementary two's complement (CTC) for bipolar input signal ranges;
- complementary offset binary (COB) for bipolar input signal ranges.

Table I describes the LSB, transition values and code

definitions for each possible analog input signal range for 8-, 10-, and 12-bit resolutions.

Serial Data

Two straight binary (complementary) codes are available on the serial output line; they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

Binary Output	Input Voltage Range and LSB Values							
Analog Input Voltage Ranges	Defined As	±10V	±5V	±2.5V	0 to +10V	0 to +5V		
Code Designation		COB ⁽¹⁾ or CTC ⁽²⁾	COB ⁽¹⁾ or CTC ⁽²⁾	COB ⁽¹⁾ or CTC ⁽²⁾	CSB ⁽³⁾	CSB ⁽³⁾		
One Least Significant Bit (LSB)	FSR/2 ⁿ n = 8 n = 10 n = 12	20V/2 ⁿ 78.13mV 19.53mV 4.88mV	10V/2° 39.06mV 9.77mV 2.44mV	5V/2 ⁿ 19.53mV 4.88mV 1.22mV	10V/2 ⁿ 39.06mV 9.77mV 2.44mV	5V/2" 19.53mV 4.88mV 1.22mV		
Transition Values MSB LSB 000 000 ⁽⁴⁾ 011 111 111 110	+Full Scale Mid Scale -Full Scale	+10V - 3/2LSB 0 -10V + 1/2LSB	+5V - 3/2LSB 0 -5V + 1/2LSB	+2.5V - 3/2LSB 0 -2.5V + 1/2LSB	+10V - 3/2LSB +5V 0 + 1/2LSB	+5V - 3/2LSB +2.5V 0 + 1/2LSB		

NOTES: (1) COB = Complementary Offset Binary. (2) CTC = Complementary Two's Complement—obtained by using the complement of the most-significant bit (MSB). MSB is available on pin 13. (3) Complementary Straight Binary. (4) Voltages given are the nominal value for transition to the code specified.

ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their

TABLE II. Screening for ADC85HQ-12 and ADC87HQ-12.

Screen	MIL-STD-883 Method, Condition	Screening Level
Internal Visual	Burr-Brown QC4118*	
High Temperature Storage (Stabilization Bake)	1008, C	24 hour, +150°C
Temperature Cycling	1010, C	10 cycles, -65°C to +150°C
Constant Acceleration	2001, A	5000 G
Burn-in	1015, B	160 hour, +125°C steady-state
Electrical Test	Burr-Brown test procedure	
Hermeticity: Fine Leak Gross Leak	1014, A1 or A2 1014, C	5 × 10 ⁻⁷ atm cc/s bubble test only, preconditioning omitted
Final Electrical	Burr-Brown test procedure	
Final Drift	Burr-Brown test procedure	
External Visual	QC5150*	

^{*} Available upon request

lifetimes. Burr-Brown Q models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table II is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

DISCUSSION OF SPECIFICATIONS

The ADC85H series is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion speed effects on accuracy. These ADCs are factory-trimmed and tested for all critical key specifications.

GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to $\pm 0.1\%$ of FSR ($\pm 0.05\%$ for unipolar offset) at 25°C. These errors may be trimmed to zero by connecting external trim potentiometers as shown in Figures 6 and 7.

ACCURACY DRIFT VS TEMPERATURE

Three major drift parameters degrade A/D converter accuracy over temperature: gain, offset and linearity drift. The worst-case accuracy drift is the summation of all three drift errors over temperature. Statistically, these errors do not add algebraically, but are random variables which behave as root-sum-squared (RSS) or Io errors as follows:

RSS =
$$\sqrt{\epsilon g^2 + \epsilon o^2 + \epsilon e^2}$$

where ϵg = gain drift error (ppm /°C)

 $\epsilon o = offset drift error (ppm of FSR/°C)$

 $\epsilon e = linearity error (ppm of FSR/°C)$

For the ADC85H-12 operating in the unipolar mode, the total RSS drift is ±15.42ppm/°C and for bipolar operation the total RSS drift is ± 16.7 ppm/°C.

ACCURACY VS SPEED

In successive approximation A/D converters, the conversion speed affects linearity and differential linearity errors. The power supply sensitivity specification is a measure of how much the plus full-scale value will change from the initial value for independent changes in each power supply. This change results in a proportional change in all code transition values (i.e., a gain error).

The conversion speeds are specified for a maximum linearity error of $\pm 1/2$ LSB with the internal clock. Faster conversion speeds are possible but at a sacrifice in linearity (see Clock Rate Control Alternate Connections).

POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. Normally, regulated power supplies with 1% or less ripple are recommended for use with these ADCs. See Layout Precautions and Power Supply Decoupling.




FIGURE 3. Power Supply Rejection vs Power Supply Ripple Frequency.

LAYOUT AND OPERATING INSTRUCTIONS

LAYOUT PRECAUTIONS

Analog and digital commons are not connected internally in the ADC85H series, but should be connected together as close to the unit as possible, preferably to a large ground plane under the ADC. If these grounds must be run separately, use a wide conductor pattern and a 0.01 µF to 0.1 µF nonpolarizaed bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout.

POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum or electrolytic type capacitors as shown in Figure 4 to reduce noise during operation. These capacitors should be located close to the ADC. 1µF electrolytic type capacitors should by bypassed with $0.01\mu F$ ceramic capacitors for improved high frequency performance.




FIGURE 4. Recommended Power Supply Decoupling.

INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table III. See Figure 5 for circuit details.




FIGURE 5. Input Scaling Circuit.

TABLE III. Input Scaling Connections.

Input Signal Range	Output Code	Connect Pin 23 To Pin	Connect Pin 25 To	For Buffered Input ⁽¹⁾ Connect Pin 29 To Pin	For Direct Input ⁽²⁾ Connect Input Signal To Pin
±10V	COB or CTC	22	Input Signal ⁽³⁾	25	25
±5V	COB or CTC	22	Open	24	24
±2.5V	COB or CTC	22	Pin 22	24	24
0 to +5V	CSB	26	Pin 22	24	24
0 to +10V	CSB	26	Open	24	24

NOTES: (1) Connect to pin 29 or input signal as shown in next two columns. (2) If the buffer amplifler is not used, pin 30 must be connected to ground (pin 26). (3) The input signal is connected to pin 30 if the buffer amplifler is used.

OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 6 and 7. Multiturn potentiometers with $100 \text{ppm}/^{\circ}\text{C}$ or better TCRs are recommended for minimum drift over temperature and time. These pots may be any value from $10 \text{k}\Omega$ to $100 \text{k}\Omega$. All resistors should be 20% carbon or better. Pin 27 (Gain Adjust) should be bypassed with $0.01 \mu\text{F}$ to reduce noise pickup and Pin 22 (Offset Adjust) may be left open if no external adjustment is required.

Adjustment Procedure

OFFSET—Connect the Offset potentiometer as shown in Figure 6. Sweep the input through the end point transition voltage that should cause an output transition to all bits off ($E_{1N}^{\rm OFF}$).

Adjust the Offset potentiometer until the actual end point transition voltage occurs at $E_{\rm IF}^{\rm OFF}$. The ideal transition voltage values of the input are given in Table I.




FIGURE 6. Two Methods of Connecting Optional Offset Adjust.

GAIN—Connect the Gain adjust potentiometers as shown in Figure 7. Sweep the input through the end point transition voltage that should cause an output transition voltage to all bits on $(E_{\rm IN}^{\rm ON})$. Adjust the Gain potentiometer until the actual end point transition voltage occurs at $E_{\rm IN}^{\rm ON}$.

Table I details the transition voltage levels required.




FIGURE 7. Two Methods of Connecting Optional Gain Adjust.

Clock Rate Control Alternate Connections

If adjustment of the Clock Rate is desired for faster conversion speeds, the Clock Rate Control may be connected to an external multiturn trim potentiometer with TCR of $\pm 100 \mathrm{ppm}/\,^{\circ}\mathrm{C}$ or less as shown in Figure 8. If the potentiometer is connected to $-15\mathrm{VDC}$, conversion time can be increased as shown in Figure 8. If these adjustments are used, delete the connections shown in Table IV for pin 17. See Typical Performance Curves for nonlinearity error vs. clock frequency, and Figure 9 for the effect of the control voltage on clock speed. Operation with clock rate control voltage of less than $-1\mathrm{VDC}$ is not recommended.




FIGURE 8. 12-Bit Clock Rate Control Optional Fine Adjust.




FIGURE 9. Conversion Time vs Clock Speed Control.

Additional Connections Required

The ADC85H series may be operated at faster speeds for resolutions less than 12 bits by connecting the Short Cycle input, pin 14, as shown in Table IV. Conversion

speeds, linearity and resolution are shown for reference. Specifications for 10-bit units assume connections as shown below.

TABLE IV. Short Cycle Connections and Specifications for 8- to 12-Bit Resolution.

Resolution (Bits)	12	10	8
Connect Pin 17 to (1)	Pin 15	Pin 16	Pin 28
Connect Pin 14 to	Pin 16	Pin 2	Pin 4
Maximum Conversion Speed (µs)(2)	10	6	4
Maximum Nonlinearity at 25°C (% of FSR)	0.012(3)	0.048(4)	0.20(4)

NOTES: (1) Connect only if clock rate control is not used. (2) Maximum conversion speeds to maintain $\pm 1/2$ LSB nonlinearity error. (3) 12-bit models only. (4) 10- or 12-bit models.

Converter Initialization

On power-up, the state of the ADC internal circuitry is indeterminate. One conversion cycle is required to initialize the converter after power is applied.

Output Drive

Normally all ADC84, ADC85H, and ADC87H logic outputs will drive two standard TTL loads; however, if long digital lines must be driven, external logic buffers are recommended.





ADC600

12-BIT ULTRA-HIGH SPEED A/D CONVERTER

FEATURES


- HIGH RESOLUTION: 12 bits
- SAMPLE RATE: DC to 10MHz
- HIGH SINAD RATIO: 67dB
- LOW HARMONIC DISTORTION: —71dB
- LOW INTERMODULATION DISTORTION: -70dB
- INPUT RANGE: ±1.25V
- COMPLETE SUBSYSTEM: Contains Sample/Hold and Reference
- LOW DISSIPATION: 8.5W
- 0°C TO +70°C AND -40°C TO +85°C

- DIGITAL SIGNAL PROCESSING
- RADAR SIGNAL ANALYSIS
- TRANSIENT SIGNAL RECORDING
- FFT SPECTRUM ANALYSIS
- HIGH-SPEED DATA ACQUISITION
- JAM-RESISTANT SYSTEMS
- SIGINT, ECM. AND EW SYSTEMS
- DIGITAL COMMUNICATIONS
- DIGITAL OSCILLOSCOPES

DESCRIPTION

The ADC600 is an ultra-high speed analog-to-digital converter capable of digitizing signals at any rate from DC to 10 megasamples per second. Outstanding dynamic range has been achieved by minimizing noise and distortion.

The ADC600 is a two-step subranging ADC subsystem containing an ADC, sample/hold amplifier, voltage reference, timing, and error-correction circuitry. Laser-trimmed ceramic submodules are mounted on a 17-square-inch multilayer PC motherboard. Logic is ECL.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

 $T_A = +25^{\circ}C$, 10MHz sampling rate, $R_S = 50\Omega$, $\pm V_{CC} = 15V$, $V_{DD1} = +5V$, $V_{DD2} = -5.2V$, and 15-minute warmup in normal convection environment, unless otherwise noted.

		ADC600K			ADC600B				
PARAMETER	CONDITIONS	MIN TYP MAX		MAX	MIN TYP MAX		MAX	UNITS	
RESOLUTION				12			*	Bits	
INPUTS		<u> </u>	L		· · · · · · · · · · · · · · · · · · ·		.	1	
ANALOG		T T	Γ			Γ	Γ	1	
Input Range	Full scale	-1.25		+1.25				v	
Input Impedance			1.5					МΩ	
Input Capacitance			5					pF	
DIGITAL								<u> </u>	
Logic Family		ECL	10k-Comp	atible				1.	
Convert Command		Negative Edge			. • .				
Pulse Width							ns		
TRANSFER CHARACTERISTICS									
ACCURACY									
Gain Error	F = 200Hz		±0.1	±0.5			*	% FSR	
Input Offset	DC		±0.1	±0.5				% FSR"	
Integral Linearity Error	F = 200Hz	l		1.25				LSB	
Differential Linearity Error	F = 200Hz: 68.3% of all codes	1	1	0.25				LSB	
	99.7% of all codes			1.00		l	•	LSB	
	100% of all codes			+1.25		1		LSB	
Missing Codes				-1.00 none				LSB	
CONVERSION CHARACTERISTICS	<u>L., </u>	L	L	none		L	L	<u> </u>	
Sample Rate		DC		10M		1 2 2		Samples	
Conversion Time	First conversion	50	140	150				ns	
DYNAMIC CHARACTERISTICS								-	
Differential Linearity Error	F = 4.9MHz: 68.3% of all codes			0.5			•	LSB	
	99.7% of all codes			1.5			• .	LSB	
	100% of all codes			2.0			•	LSB	
Total Harmonic Distortion ⁽²⁾									
F = 4.8MHz (OdB)	F _S = 10MHz	1	-71					dBC ⁽³⁾	
F = 0.58MHz (0dB)		1	-74			.*		dBC	
F = 2.4MHz (0dB)	F _S = 5MHz		-73					dBC	
F = 0.58MHz (0dB) Two-Tone Intermodulation Distortion ⁽²⁾⁽⁴⁾	1.5		-74.5			1		dBC	
F = 4.88MHz (-6dB)	F _S = 10MHz		-70.5				l	dBC	
4.65MHz (-6dB)	15 - 10101112		70.5					400	
F = 2.40MHz (-6dB)	F _s = 5MHz	l	-74.5					dBC	
2.25MHz (-6dB)	-								
Signal-to-Noise and Distortion (SINAD)							1	1	
Ratio									
F = 4.8MHz (0dB)	F _s = 10MHz		66.8	1 1				dB	
F = 0.58MHz (0dB)		l	68.6			1		dB	
F = 2.4MHz (0dB)	F _S = 5MHz		67.2					dB	
F = 0.58MHz (0dB)			69 6					dB	
Aperture Time Aperture Jitter			±5					ns	
Analog Input Bandwidth			13					ps	
Small Signal	-20dB input		70				1	MHz	
Full Power	0dB input		40					MHz	
OUTPUTS							·		
Logic Family			ECL with	pull-down	to -V _{DD2}	(see text)			
Logic Coding		1	Offset	Binary, Tw	os Comp	lement			
Logic Levels	Logic "LO"		-1.7				} .	V	
	Logic "HI"		-0.9					V	
EOC Delay Time	Data Out to DV	5	35		*	:	1	ns	
Tr and Tf	20% to 80% 50%	5	5 8		4			ns	
Data Valid Pulse Width POWER SUPPLY REQUIREMENTS	3070	1 3		I——		<u> </u>		ns	
Supply Voltages: +Vcc	Operating	+14.25	+15	+15.75		*		V	
Supply Voltages: +V _{CC} -V _{CC}	Operating	+14.25 -14.25	+15 -15	-15.75				V	
V _{DD1}		+4.75	+5	+5.25				l v	
V _{DD2}		-4.95	-5.2	-5.46				ľ	
Supply Currents: +Vcc	Operating	1	75					mA	
-V _{cc}			45					mA	
V _{DD1}			400					mA	
V _{DD2}			900					mA	
Power Consumption	Operating	1	8.5	1 1			I	w	

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)


 $\pm V_{CC} = 15V$, $V_{DD1} = +5V$, $V_{DD2} = -5.2V$, $R_S = 50\Omega$, 15-minute warmup, and $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.

		ADC600K			ADC600B			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE								
Specification Storage	T _{CASE} MAX T _{AMBIENT}	0 -40		+70 +100	-40 ∗		+85 *	°C °C
ACCURACY								
Gain Error Input Offset Integral Linearity Error Differential Linearity Error	F = 200Hz DC F = 200Hz F = 200Hz 63% of all codes 98% of all codes 100% of all codes		±30 ±50	1.5 0.5 1.25 1.5			* *	ppm/°C μV/°C LSB LSB LSB LSB
Sample Rate		DC		10			•	MHz

^{*}Same as ADC600K

NOTE: (1) FSR: full-scale range = 2.5Vp-p. (2) Units with tested and guaranteed distortion specifications are available on special order—inquire. (3) dBC = level referred to carrier (input signal ~ 0dB); F = input signal frequency; F_S = sampling frequency. (4) IMD is referred to the larger of the two input test signals. If referred to the peak envelope signal (~ 0dB), the intermodulation products will be 6dB lower.

MECHANICAL



ABSOLUTE MAXIMUM RATINGS

±V _{CC} ±16.5
V _{DD1} +7.0
V _{DD2}
Analog Input ±5.0
Logic Input
Case Temperature 100°
Junction Temperature ⁽¹⁾ 150°
Storage Temperature
Stresses above these ratings may cause permanent damage to the
device.

(1). See Table I for thermal resistance data.


ORDERING INFORMATION

	ADC600 X Q
Basic Model Number ————	
Performance Grade Code ——— K = 0°C to +70°C	
B = -40 to +85°C Reliability Screening	
Q = Q-Screened	

PIN ASSIGNMENTS

1	Common	21	Common	1
2	-Vcc (-15V)	22	Data Valid	-
3	V _{DD2} (-5.2V)	23	Bit 12 (LSB)	
4	V _{DD1} (+5V)	24	Bit 11	-1
5	+V _{cc} (+15V)	25	Bit 10	
6	Common	26	Bit 9	
7	VDD2 (-5.2V)	27	Bit 8	-
8	V _{DD1} (+5V)	28	Bit 7	1
9	Common	29	Bit 6	1
10	V _{DD2} (-5.2V)	30	Bit 5	1
11	Common	31	Bit 4	1
12	Common	32	Bit 3	1
13	+Vcc (+15V)	33	Bit 2	1
. 14	-V _{cc} (-15V)	34	Bit 1 (MSB)	1
15	V _{DD2} (-5.2V)	35	Bit 1 (MSB)	ı
16	V _{DD1} (+5V)	 36	V _{DD2} (-5.2V)	ı
17	Common	37	Common	1
18	V _{DD2} (-5.2V)	38	Convert Command	1
19	V _{DD1} (+5V)	39	Analog Input	1
20	V _{DD2} (-5.2V)	40	Analog Input Return	1
				_

TYPICAL PERFORMANCE CURVE



THEORY OF OPERATION

The ADC600 is a two-step subranging analog-to-digital converter. This architecture is shown in Figure 1. The major system building blocks are: Sample/Hold Amplifier, MSB Flash encoder, DAC and Error Amplifier, LSB Flash Encoder, Digital Error Corrector, and Timing Circuits. The ADC600 uses individually tested and laser-trimmed submodules mounted on a four-layer mother-board to integrate this complex circuit into a complete analog-to-digital converter subsystem with state-of-the-art performance.

Conceptually, the subranging technique is simple: sample and hold the input signal, convert to digital with a coarse ADC, convert back to analog with a coarse-resolution (but high-accuracy) DAC, subtract this voltage from the S/H output, amplify this "remainder," convert to digital with a second coarse ADC, and combine the digital output from the first ADC (MSB) with the digital output from the second ADC (LSB). In practice, however,

achieving high conversion speed without sacrificing accuracy is a difficult task.

The analog input signal is sampled by a high-speed sample/hold amplifier with low distortion, fast acquisition time and very low aperture uncertainty (jitter). A diode bridge sampling switch is used to achieve an acceptable compromise between speed and accuracy. The diode bridge switching transients are buffered from the analog input by a high input impedance buffer amplifier. Since the hold capacitor does not appear in the feedback of the diode bridge output buffer the capacitor can acquire the signal in 25ns. The low-biascurrent output buffer is then required to settle to only the resolution (7 bits) of the first (MSB) flash encoder in 25ns while an additional 60ns is allowed for settling to the resolution (12 bits) of the second (LSB) flash encoder. Sample/hold droop appears as only an offset error and does not affect linearity.

Both the MSB and the LSB flash encoder (ADC) are high-speed 7-bit resolution converters formed by parallel-connecting two 6-bit flash ADCs as shown in Figure 2. The DAC +10V reference is also used to generate reference voltages for the MSB and LSB encoders to compensate drift errors. Buffering and scaling are performed by $I_{\rm Cl}$ and $I_{\rm C2}$. Laser-trimming is used to minimize voltage offset errors and optimize gain (input full-scale range) symmetry.

The subtraction DAC is an ECL 7-bit resolution DAC with 14-bit accuracy. Laser-trimmed thin-film nichrome resistors on sapphire and high-speed bipolar circuitry allow the DAC output to settle to 14-bit accuracy in only 25ns.

A "remainder" or coarse conversion-error voltage is generated by resistively subtracting the DAC output from the output of the sample/hold amplifier. Before the second (LSB) conversion, the "remainder" is amplified by a wideband fast-settling amplifier with a gain of 32V/V. To prevent overload on large amplitude transients, a high-speed FET switch blanks the amplifier input from the beginning of the S/H acquisition time to end of the MSB encoder update time.

The timing circuits shown in Figure 3 supply all the critical timing signals necessary for proper operation of the ADC600. Some noncritical timing signals are also generated in the digital error correction circuitry. Timing signals are laser-trimmed for both pulse width and delay. The ECL logic timing delay is stable over a wide range of temperatures and power supply voltages. Basic timing is derived from the output of a three-stage shift register driven by a synchronized 20MHz oscillator.

The convert command pulse is differentiated by IC_1 to allow triggering by pulses from as narrow as 5ns to as wide as 75% duty cycle. This differentiated signal sets flip-flop IC_2 , placing the S/H back into its sample mode.

The output of the third stage of the shift register is also differentiated by IC_8 and used to generate a strobe for the LSB flash encoder. R_1 is laser-trimmed to generate a precise 8ns pulse while the oscillator frequency is adjusted to trim the strobe pulse delay. IC_4 and IC_5 comprise the




FIGURE 1. Block Diagram of 12-Bit 10MHz ADC600.




FIGURE 2. 7-Bit Flash Encoder.




FIGURE 3. Schematic of Timing Module.

principal elements of a 20MHz ring oscillator. R_2 and C_2 add additional delay and allow laser-trimming for the LSB delay. A blanking pulse to prevent error amplifier overload is generated by the second stage of the shift register. Proper timing is generated by laser-trimming R_3 which, along with C_3 forms a delay element along with two gates of IC_6 .

A strobe pulse of the MSB flash encoder is generated and trimmed in a similar circuit using IC₇. This technique generates a variable width S/H gate pulse which is determined by the conversion command pulse period minus the fixed 67ns ADC conversion time ADC600 conversion rates are therefore possible above the l0MHz specification but S/H acquisition time is sacrificed and accuracy is rapidly degraded.

The output of the MSB encoder is read into a separate 7-bit latch at the same time the LSB encoder is being strobed. The latched MSB data, along with the LSB data, is then read into a 14-bit latch 30ns after the leading edge of the LSB strobe and before being applied to the adder, where the actual error correction takes place. This latch eliminates any critical timing problems that would result when the converter is operated at the maximum conversion rate.

The function of the digital error correction circuitry (Figure 4) is to assemble the 7-bit words from the two flash encoders into a 12-bit output word. In addition, the circuit uses the LSB flash encoder strobe to generate timing strobes for both data registers. A data valid (DV) pulse is also generated which is used to indicate when output data can be latched into an external register. This DV pulse is delayed 5ns after the output data has settled

to allow a sufficient set-up time for an external ECL data latch.

The 14-bit register output is then sent to a 12-bit adder where the final data output word is created. The MSB data forms the most significant seven bits of a 12-bit word, with the last five bits being assigned zeros. In a similar fashion, the LSB data from the least significant bits form the other input to the adder with the first five bits being assigned zeros. As two 12-bit words are being added, the output of the adder could exceed 12 bits in range; however, the final data output is only a 12-bit word, so a means of detecting an overrange is included.

To prevent reading erroneous data, the converter data output reads all ones for a full-scale positive input or overrange and reads all zeros for a negative full-scale input or overrange. The data output does not "roll-over" if the converter input exceeds its specified full-scale range of ± 1.25 V.

DISCUSSION OF PERFORMANCE

DYNAMIC PERFORMANCE TESTING

The ADC600 is a very high performance converter and careful attention to test techniques is necessary to achieve accurate results. Spectral analysis by application of a Fast Fourier Transform (FFT) to the ADC digitial output will provide data on all important dynamic performance parameters: total harmonic distortion (THD), signal-to-noise raito (SNR) or the more severe signal-to-noise-and-distortion ratio (SINAD), total noise and distortion (TND), and intermodulation distortion (IMD).




FIGURE 4. Block Diagram of Digital Error Corrector.

A test setup for performing high-speed FFT testing of analog-to-digital converters is shown in Figure 5. This was used to generate the typical FFT performance curves shown on pages 112 through 115.

To preserve measurement accuracy, a very low side-lobe window must be applied to the digital data before executing an FFT. A commonly used window such as the Hanning window is not appropriate for testing high performance converters; a minimum four-sample Blackman-Harris window is strongly recommended. To assure that the majority of codes are exercised in the ADC600 (12 bits), a ten-sample average of 512-point FFTs is taken.

Dynamic Performance Definitions

 $1. \ Signal-to-Noise-and-Distortion ^{(2)}\ Ratio\ (SINAD):$

10 log sine wave signal power noise + harmonic power

2. Total Harmonic Distortion (THD):

10 log harmonic power (first nine harmonics)
sinewave signal power

3. Total Noise Distortion (TND):

10 log noise power signal power

4. Intermodulation Distortion (IMD):

10 log IMD product power sinewave signal power

IMD is referenced⁽³⁾ to the larger of the test signals f_1 or f_2 . Five "bins" either side of peak are used for calculation of fundamental and harmonic power. The "0" frequency bin (DC) is not included in these calculations as it is of little importance in dynamic signal processing applications. Attention to test set-up details can prevent errors that

contribute to poor test results. Important points to remember when testing high performance converters are:

- The ADC analog input must not be overdriven. Using a signal amplitude slightly lower than FSR will allow a small amount of "headroom" so that noise will not overrange the ADC and "hard limit" on signal peaks.
- Two-tone tests can produce signal envelopes that exceed FSR. Set each test signal to slightly less than -6dB to prevent "hard limiting" on peaks.
- 3. Low-pass filtering (or bandpass filtering) of test signal generators is absolutely necessary for THD and IMD tests. An easily built LC low-pass filter (Figure 6) will eliminate harmonics from the test signal generator.
- 4. Test signal generators must have exceptional noise performance (better than -155dBC) to achieve accurate SNR measurements⁽⁴⁾. Good generators together with fifth-order elliptical bandpass filters are recommended for SNR and SINAD tests.
- 5. The analog input of the ADC600 should be terminated directly at the input pin sockets with the correct filter terminating impedance (50Ω or 75Ω) or it should be driven by an OPA600 buffer. Short leads are necessary to prevent digital noise pickup.
- 6. A low-noise (jitter) clock signal (convert command) generator is required for good ADC dynamic performance. A recommended interface circuit is shown in Figure 7. Short leads are necessary to preserve fast ECL rise times.
- 7. Two-tone testing will require isolation between test signal generators to prevent IMD generation in the test generator output circuits. An active summing amplifier using an OPA600 is shown in Figure 8. This circuit will provide excellent performance from DC to




FIGURE 5. Test Setup for High Speed FFT Testing.

5MHz with harmonic and intermodulation distortion products typically better than -70 dBC. A passive hybrid transformer signal combiner can also be used (Figure 9) over a range of about 1MHz to 30MHz. The port-to-port isolation will be $\approx 45 \text{dB}$ between signal generators and the input-output insertion loss will be $\approx 6 \text{dB}$.

- A very low side-lobe window must be used for FFT calculation. A minimum four-sample Blackman-Harris window function is recommended. (1)
- 9. Digital data must be latched into an external ECL 12-bit register only by the Data Valid output pulse. Due to the possibility of improper timing, output data cannot be latched by using the convert command!
- 10. Do not overload the data output logic. These outputs are already provided with internal 68Ω pull-down resistors tied to -5.2V.
- 11. A well-designed, clean PC board layout will assure proper operation and clean spectral response⁽⁵⁾⁽⁶⁾. Proper grounding and bypassing, short lead lengths and separation of analog and digital signals and ground returns are particularly important for high frequency circuits. Multilayer PC boards are recommended for best performance, but a two-sided PC board with large, heavy (20z-foil) ground planes can give excellent results, if carefully designed.

Prototyping "plug-boards" or wire-wrap boards will not be satisfactory.

NOTES:

- On the Use of Windows for Harmonic Analysis with the Discrete Fourier Transform, Fredric J. Harris. Proceedings of the IEEE, Vol. 66, No. 1, January 1978, pp 51-83.
- SINAD test includes harmonics whereas SNR does not include these important spurious products.
- 3. If IMD is referenced to peak envelope power, an improvement of 6dB.
- Test Report: FFT Characterization of Burr-Brown ADC600K, Signal Conversion Ltd., Swansea, Wales, U.K.
- 5. MECL System Design Handbook, 3rd Edition, Motorola Corp.
- 6. Motorola MECL, Motorola Corp.




FIGURE 6. Ninth-Order Harmonic Filter.




FIGURE 7. Optional Convert Command Interface Circuit.




FIGURE 8. Active Signal Combiner.






FIGURE 9. Passive Signal Combiner.


TYPICAL FFT SPECTRAL PERFORMANCE




TYPICAL FFT SPECTRAL PERFORMANCE (CONT)



TYPICAL FFT SPECTRAL PERFORMANCE (CONT)



TYPICAL FFT SPECTRAL PERFORMANCE (CONT)



DIGITIZING INPUT WAVEFORMS

The response of the ADC600 is illustrated by the digitized waveforms of Figure 10. The 4.99MHz sine wave near the Nyquist limit is virtually identical to much lower frequency sine wave input. The under-sampled 19.999MHz sine wave illustrates the ADC600's excellent analog input full-power bandwidth. Figure 11 shows a block diagram of this high-speed digitizer.

HISTOGRAM TESTING

Histogram testing is used to test differential nonlinearity of the ADC600. This system block diagram is shown in Figure 12 and histogram test results for a typical converter are shown in Figure 13. Note that differential nonlinearity is 1/2LSB at 200Hz and it shows virtually no degradation near the Nyquist limit of 5MHz; there are no missing codes present and the peak nonlinearity does not exceed 1LSB. Histogram testing is a useful performance indicator as the width of all codes can be determined.

SPECTRUM ANALYZER TESTING

A beat-frequency technique (Figure 14) can be used to view digitized waveforms on an oscilloscope and, with care, this technique can also be used for testing high-speed ADC dynamic characteristics with an analog spectrum analyzer.

In this method a test signal is digitized by the ADC600 and the output digital data is latched into an external ECL latch by the converter Data Valid output pulse driving a divide-by-N counter. The holding register drives a 12-bit video-speed DAC which reconstructs the digital signal back into an analog replica of the ADC600 input. This analog signal also includes distortion products and noise resulting from the digitization, which can be viewed on an ordinary RF spectrum analyzer. Typical results are shown in Figures 15 and 16.

It is important to realize that the distortion and noise measured by this technique include not only that from the ADC600, but also the entire analog-to-analog test




FIGURE 10. Digitized Waveforms (512 points).




FIGURE 11. High-Speed Digitizer.




FIGURE 12. Block Diagram of Histogram Test.

system. Nonlinearity of the reconstruction circuit must be very low to measure a high performance ADC, and this places severe requirements on the DAC, deglitcher, and buffer amplifiers.

Using the high-speed video DAC63 in the analog reconstruction circuit allows excellent test circuit linearity to be achieved. Clocking the DAC (demodulating) at $f_{\rm C}/N$ allows a longer settling time and keeps linearity high in the digital-to-analog portion of the test circuit. Spectrum analyzer dynamic range can be a limiting factor in this method and a sharp notch filter can be used to attenuate the high-level fundamental frequency. Attenuating the fundamental allows the spectrum analyzer to be used on a more sensitive range without generating distortion products within the input of the analyzer.

Note that even though the signal is demodulated at a frequency of sample ${\rm rate/N}$ (here ${\rm N}=2$ or 4), the distortion products still maintain a correct frequency relationship to the fundamental. While this analog technique shows excellent performance, it cannot exclude some distortion products unavoidably generated within the analog reconstruction portion of the test system. For this reason, the digital FFT technique is capable of more accurate high-speed analog/digital converter dynamic performance measurements.

TIMING

The ADC600 generates all necessary timing signals in laser-trimmed submodules. Only the timing between Convert Command, Output Data, and Data Valid must




FIGURE 13. Histogram Test Results (10MHz Sample Rate).




FIGURE 14. Analog-to-Analog Spectral Analysis by Beat-Frequency Techniques.

be considered. Proper timing is shown in Figure 17. The output data cannot be timed by the conversion clock, since the data from the 12-bit adder is not guaranteed until the Data Valid pulse is generated.

Data should be latched into an external 12-bit ECL register that can operate reliably with a set-up time of 5ns minimum (Figure 18).

Logic conversion to TTL can be accomplished by logic level translator ICs (such as 10125 or 10124), but care must be exercised, since TTL is very noisy and maintaining a clean analog signal can be difficult. To preserve the low noise of ECL logic, any conversion to TTL should be done on a separate circuit board which is driven by differential ECL drivers.

- 1. FAST Applications Handbook, 1987. Fairchild Semiconductor Corp.
- Fairchild Advanced CMOS Technology, Technology Seminar Notes, 1985.
 Impedance Matching Tweaks Advance CMOS IC Testing, Gerald C. Cox, Electronic Design, April, 1987.
- Grounding for Electromagnetic Compatibility, Jerry H. Bogar, Design News, 23 February, 1987.

THERMAL REQUIREMENTS

The ADC600 is tested and specified over a temperature range of 0° C to $+70^{\circ}$ C (K grade) and -40° C to $+85^{\circ}$ C (B grade). The converters are tested in a forced-air environment with a 10 SCFM air flow. The ADC600 can be operated in a normal convection ambient-air environment if submodule case temperature does not exceed the upper limit of its specification. (1)

High junction temperature can be avoided by using forced-air cooling, but it is not required at moderate ambient temperatures. Worst-case junction temperature (θ_{IC}) and top-surface submodule (θ_{CA}) are presented in Table I to aid the designer in determining cooling requirements.

Maximizing Heat Transfer from PCBs, Machine Design, March 26, 1987, Jeilong Chung.




FIGURE 15. Analog-to-Analog Harmonic Distortion.




FIGURE 16. Analog-to-Analog Two-Tone IMD.

TABLE I. Cooling Requirement Factors.

	Power Dissipation	25°C Arr Normal C	DIP Package		
Submodule	(W)	θ _{JC} (°C/W)	θ _{CA} (°C/W)	Type	
SHC600	1.5	28.7	23.3	24-pin	
SM10343	1.6	17.5	24.4	24-pin	
SM10344	1.6	10.6	21.3	32-pin	
SM10345	1.6	17.5	21.9	24-pin	
SM10346	2.1	8.6	16.7	40-pin	
SM10347	1.1	17.3	28.2	40-pin	




FIGURE 17. ADC600 Timing Diagram.

ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table II is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883

other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883. Table III shows the board-level screening flow for ADC600Q.

TABLE II. Screening Flow for ADC600Q (active components).

Screen	MIL-STD-883, Method, Condition	Screening Level
Internal Visual	Burr-Brown QC4118	
Electrical Test	Burr-Brown test procedure	
High Temperature Storage (Stabilization Bake)	1008	24 hour, +125°C
Temperature Cycling	1010	10 cycles, -55°C to -125°C
Constant Acceleration	2001, A	2000 G; Y Axis only
Burn-In	1015, D	160 hour, +85 or +70°C, steady-state
Hermeticity: Fine Leak Gross Leak	1014, C	bubble test only, preconditioning omitted
Final Electrical	Burr-Brown test procedure	
External Visual	Burr-Brown QC5150	

TABLE III. Screening Flow for ADC600Q (board level).

Screen	MIL-STD-883, Method, Condition	Screening Level
External Visual	Burr-Brown QC Specification	
Electrical Test	Burr-Brown Data Sheet	
Stablilization Bake	1008	24 hour, +125°C
Burn-In	1015, D	160 hour, +85°C or +70°C steady-state
Final Electrical	Burr-Brown Data Sheet	
Final External Visual	Burr-Brown QC Specification	




FIGURE 18. ECL/TTL Logic Interface.

THIS PAGE INTENTIONALLY LEFT BLANK

THIS PAGE INTENTIONALLY LEFT BLANK





DAC80 DAC80P

Monolithic 12-Bit DIGITAL-TO-ANALOG CONVERTERS

FEATURES

- INDUSTRY STANDARD PINOUT
- LOW POWER DISSIPATION: 345mW
- \bullet FULL ± 10 V SWING WITH $V_{cc} = \pm 12$ VDC
- DIGITAL INPUTS ARE TTL- AND CMOS-COMPATIBLE
- GUARANTEED SPECIFICATIONS WITH ±12V AND ±15V SUPPLIES
- SINGLE-CHIP DESIGN
- ◆ ±1/2LSB MAXIMUM NONLINEARITY, 0°C to +70°C
- GUARANTEED MONOTONICITY, 0°C to +70°C
- TWO PACKAGE OPTIONS: Hermetic side-brazed ceramic and low-cost molded plastic
- SETTLING TIME: 4μ s max to $\pm 0.01\%$ of Full Scale

DESCRIPTION

This monolithic digital-to-analog converter is pinfor-pin equivalent to the industry standard DAC80, first introduced by Burr-Brown. Its single-chip design includes the output amplifier and provides a highly stable reference capable of supplying up to 2.5mA to an external load without degradation of D/A performance.


This converter uses proven circuit techniques to provide accurate and reliable performance over temperature and power supply variations. The use of a buried zener diode as the basis for the internal reference contributes to the high stability and low noise of the device. Advanced methods of laser trimming result in precision output current and output amplifier feedback resistors, as well as low integral and differential linearity errors. Innovative circuit design enables the DAC80 to operate at supply voltages as low as $\pm 11.4 V$ with no loss in

performance or accuracy over any range of output voltage. The lower power dissipation of this 118-mil by 121-mil chip results in higher reliability and greater long term stability.

Burr-Brown has further enhanced the reliability of the monolithic DAC80 by offering a hermetic, sidebrazed, ceramic package. In addition, ease of use has been enhanced by eliminating the need for a +5V logic power supply.

For applications requiring both reliability and low cost, the DAC80P in a molded plastic package offers the same electrical performance over temperature as the ceramic model. The DAC80P is available with either voltage or current output.

For designs that require a wider temperature range, see Burr-Brown models DAC85H and DAC87H. For designs that require complementary coded decimal inputs, see Burr-Brown model DAC80-CCD-V (-I).



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS


ELECTRICAL


Typical at +25°C and ±V_{cc} = 12V or 15V unless otherwise noted.

MODEL		DAC80		
PARAMETER	MIN	TYP	MAX	UNITS
DIGITAL INPUT				
Resolution			12	Bits
Logic Levels (0°C to +70°C)(1):				VDC
V _{IH} (Logic "1") V _{IL} (Logic "0")	+2 0		+16.5 +0.8	VDC
I_{1H} ($V_{1N} = +2.4V$)			+20	μΑ
I_{IL} $(V_{IN} = \pm 0.4V)$		100	-180	μΑ
ACCURACY (at +25°C)				
Linearity Error	100	±1/4	±1/2	LSB
Differential Linearity Error		±1/2	±3/4	LSB
Gain Error ⁽²⁾ Offset Error ⁽²⁾		±0.1 ±0.05	±0.3 ±0.15	% % of FSR ⁽³⁾
		±0.05	±0.15	% 01 FSR
DRIFT (0°C to +70°C) ⁽⁴⁾ Total bipolar drift (includes gain,				
offset, and linearity drifts)		±10	±25	ppm of FSR/°C
Total Error Over 0°C to +70°C(5)		7		PP
Unipolar		±0.06	±0.15	% of FSR
Bipolar		±0.06	±0.12	% of FSR
Gain: Including Internal Reference Excluding Internal Reference		±10 ±5	±30 ±10	ppm/°C
Unipolar Offset		±5 ±1	±10	ppm/°C ppm of FSR/°C
Bipolar Offset		±7	±15	ppm of FSR/°C
Differential Linearity 0°C to +70°C		±1/2	±3/4	LSB
Linearity Error 0°C to +70°C		±1/4	±1/2	LSB
Monotonicity Guaranteed	0		+70	°C
CONVERSION SPEED, V _{OUT} models Settling Time to ±0.01% of FSR				
For FSR change (2kΩ 500pF load)			1.0	
with 10kΩ Feedback		3	4	μs
with 5kΩ Feedback		2	3	μs
For 1LSB Change		1		μs
Slew Rate	10			V/μs
CONVERSION SPEED, Iout models				
Settling Time to ±0.01% of FSR For FSR change: 10Ω to 100Ω load		200		
1kΩ load		300 1		ns μs
ANALOG OUTPUT, Vout models				μυ
Ranges	±2.5.	±5, ±10, +	5. +10	V
Output Current ⁽⁶⁾	±5	1	1	mA
Output Impedance (DC)		0.05		Ω
Short Circuit to Common, Duration(7)		Indefinite		
ANALOG OUTPUT, Iout models Ranges: Bipolar	±0.96	±1.0	±1.04	
Unipolar	±0.96	-2.0	-2.04	mA mA
Output Impedance: Bipolar	2.6	3.2	3.7	kΩ
Unipolar	4.6	6.6	8.6	kΩ
Compliance	-2.5		+2.5	V
REFERENCE VOLTAGE OUTPUT	+6.23	+6.30	+6.37	V 7
External Current (constant load)			2.5	mA
Drift vs Temperature Output Impedance		±10	±20	ppm/°C Ω
POWER SUPPLY SENSITIVITY		<u> </u>		32
V _{cc} = ±12VDC or ±15VDC		±0.002	±0.006	% FSR/ % Vcc
POWER SUPPLY REQUIREMENTS				
±Vcc	±11.4		±16.5	VDC
Supply Drain (no load): +Vcc		8	12	mA
-V _{cc}		15	20	mA
		345	480	mW
Power Dissipation (V _{CC} = ±15VDC)	***************************************			
Power Dissipation (V _{CC} = ±15VDC) TEMPERATURE RANGE			 70	°C
Power Dissipation (V _{CC} = ±15VDC) TEMPERATURE RANGE Specification	0 25		+70 +85	°C
Power Dissipation (V _{CC} = ±15VDC) TEMPERATURE RANGE	0 25 60		+70 +85 +100	င့ င


NOTES: (1) Refer to "Logic Input Compatibility" section. (2) Adjustable to zero with external trim potentiometer. (3) FSR means full scale range and is 20V for \pm 10V range, 10V for \pm 5V range for V_{Out} models; 2mA for I_{Out} models. (4) To maintain drift spec, internal feedback resistors must be used. (5) Includes the effects of gain, offset and linearity drift. Gain and offset errors externally adjusted to zero at \pm 25°C. (6) For \pm Vcc less than \pm 12VDC, limit output current load to \pm 2.5mA to maintain \pm 10V full scale output voltage swing. For output range of \pm 5V or less, the output current is \pm 5mA over entire \pm Vcc range. (7) Short circuit current is 40mA, max.

MECHANICAL





FUNCTIONAL DIAGRAM AND PIN ASSIGNMENTS



DISCUSSION OF SPECIFICATIONS

DIGITAL INPUT CODES

The DAC80 accepts complementary binary digital input codes. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB, or CTC (see Table 1).

ACCURACY

CTC code

Linearity of a D/A converter is the true measure of its performance. The linearity error of the DAC80 is specified over its entire temperature range. This means that the

TABLE I. Digital Input Codes.

DIGITAL INPUT	ANALOG OUTPUT						
MSB LSB	CSB	COB	CTC*				
	Compl.	Compl.	Compl.				
	Straight	Offset	Two's				
	Binary	Binary	Compl.				
00000000000	+Full Scale	+Full Scale	-1LSB				
01111111111	+1/2 Full Scale	Zero	-Full Scale				
10000000000	1/2 Full Scale -1LSB	-1LSB	-Full Scale				
111111	Zero	-Full Scale	Zero				

ORDERING INFORMATION

	1 N	
Model	Output	Package
DAC80-CBI-I	Current	Ceramic
DAC80-CBI-V	Voltage	Ceramic
DAC80P-CBI-I	Current	Plastic
DAC80P-CBI-V	Voltage	Plastic
DAC80Z-CBI-I*	Current	Ceramic
DAC80Z-CBI-V*	Voltage	Ceramic

^{*}DAC80Z is not recommended for new designs; both standard DAC80 and DAC80P now operate over extended power supply range.

ABSOLUTE MAXIMUM RATINGS

+V _{cc} to Common 0V to +18V
-V _{cc} to Common 0V to −18V
Digital Data Inputs to Common1V to +18V
Reference Output to Common ±Vcc
Reference Input to Common
Bipolar Offset to Common
10V Range R to Common ±Vcc
20V Range R to Common ±Vcc
External Voltage to DAC Output5V to +5V
Lead Temperature, Soldering +300°C, 10s
Max Junction Temperature
Thermal Resistance, θ _{JA} : Plastic DIP 100°C/W
Ceramic DIP 65°C/W

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

analog output will not vary by more than $\pm 1/2$ LSB, maximum, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range of 0°C to +70°C.

Differential linearity error of a D/A converter is the deviation from an ideal ILSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2LSB to 3/2LSB when the input changes from one adjacent input state to the next.

Monotonicity over a 0° C to $+70^{\circ}$ C range is guaranteed in the DAC80 to insure that the analog output will increase or remain the same for increasing input digital codes.

DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per °C (ppm/°C). Gain drift is established by: 1) testing the end point differences for each DAC80 model at 0°C, +25°C and +70°C; 2) calculating the gain error with respect to the 25°C value and; 3) dividing by the temperature change. This figure is expressed in ppm/°C and is given in the electrical specifications both with and without internal reference.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The offset is measured at 0°C, +25°C and +70°C. The maximum change in Offset is referenced to the Offset at 25°C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

SETTLING TIME

Settling time for each DAC80 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).




FIGURE 1. Full Scale Range Settling Time vs Accuracy.

Voltage Output Models

Three settling times are specified to $\pm 0.01\%$ of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst case settling time occurs.

Current Output Models

Two settling times are specified to $\pm 0.01\%$ of FSR. Each is given for current models connected with two different resistive loads: 10Ω to 100Ω and 1000Ω to 1875Ω . Internal resistors are provided for connecting nominal load resistances of approximately 1000Ω to 1800Ω for output voltage range of $\pm 1V$ and 0 to -2V (see Figures 11 and 12).

COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is ± 2.5 V. Maximum safe voltage range of ± 1 V and 0 to -2V. (See Figures 11 and 12).

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages (see Figure 2).




FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

REFERENCE SUPPLY

All DAC80 models are supplied with an internal 6.3V reference voltage supply. This voltage (pin 24) has a tolerance of $\pm 1\%$ and must be connected to the Reference Input (pin 16) for specified operation. This reference may be used externally also, but external current drain is limited to 2.5mA.

If a varying load is to be driven, an external buffer amplifier is recommended to drive the load in order to isolate bipolar offset from load variations. Gain and bipolar offset adjustments should be made under constant load conditions.

LOGIC INPUT COMPATIBILITY

DAC80 digital inputs are TTL, LSTTL and 4000B, 54/74HC CMOS compatible. The input switching threshold remains at the TTL threshold over the entire supply range.

Logic "0" input current over temperature is low enough to permit driving DAC80 directly from outputs of 4000B and 54/74C CMOS devices.

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

Connect power supply voltages as shown in Figure 3. For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown. These capacitors ($1\mu F$ tantalum) should be located close to the DAC80.

±12V OPERATION

All DAC80 models can operate over the entire power supply range of $\pm 11.4V$ to $\pm 16.5V$. Even with supply levels dropping to $\pm 11.4V$, the DAC80 can swing a full $\pm 10V$ range, provided the load current is limited to $\pm 2.5\text{mA}$. With power supplies greater than $\pm 12V$, the DAC80 output can be loaded up to $\pm 5\text{mA}$. For output swing of $\pm 5V$ or less, the output current is $\pm 5\text{mA}$, min. over the entire V_{CC} range.

No bleed resistor is needed from $+V_{CC}$ to pin 24, as was needed with prior hybrid Z versions of DAC80. Existing $\pm 12V$ applications that are being converted to the monolithic DAC80 must omit the resistor to pin 24 to insure proper operation.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 3 and adjust as described below. TCR of the potentiometers should be $100 \mathrm{ppm}/^{\circ}\mathrm{C}$ or less. The $3.9 \mathrm{M}\Omega$ and $10 \mathrm{M}\Omega$ resistors (20% carbon or better) should be located close to the DAC80 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 4, may be substituted.




FIGURE 4. Equivalent Resistances.

Existing applications that are converting to the monolithic DAC80 must change the gain trim resistor on pin 23 from $33M\Omega$ to $10M\Omega$ to insure sufficient adjustment range. Pin 23 is a high impedance point and a $0.001\mu 1F$ to $0.01\mu F$ ceramic capacitor should be connected from this pin to Common (pin 21) to prevent noise pickup. Refer to Figure 5 for relationship of Offset and Gain adjustments to unipolar and bipolar D/A operation.





FIGURE 3. Power Supply and External Adjustment Connection Diagrams






FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar and Bipolar D/A Converter.

Offset Adjustment

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.

For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output. Example: If the Full Scale Range is connected for 20V, the maximum negative output voltage is -10V. See Table II for corresponding codes.

TABLE II. Digital Input/Analog Output.

	ANALOG OUTPUT							
DIGITAL INPUT	VOLT	AGE *	CURRENT					
MSB LSB	0 to +10V	±10V	0 to -2mA	±1mA				
000000000000	+9.9976V	+9.9951V	-1.9995mA	-0.9995mA				
011111111111	+5.0000V	0.0000V	-1.0000mA	0.0000mA				
10000000000	+4.9976V	-0.0049V	-0.9995mA	+0.0005mA				
1111111111111	0.0000V	-10.0000V	0.0000mA	+1.000mA				
One LSB	2.44mV	4.88mV	0.488µA	0.488µA				
*To obtain values for other binary ranges: 0 to +5V range divide 0 to +10V range values by 2. ±5V range: divide ±10V range values by 2. ±2.5V range: divide ±10V range values by 4.								

Gain Adjustment

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output. Adjust the Gain potentiometer for this positive full scale output. See Table II for positive full scale voltages and currents.

VOLTAGE OUTPUT MODELS

Output Range Connections

Internal scaling resistors provided in the DAC80 may be connected to produce bipolar output voltage ranges of $\pm 10V$, $\pm 5V$ or $\pm 2.5V$ or unipolar output voltage ranges of 0 to +5V or 0 to +10V. See Figure 6.




FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

Gain and offset drift are minimized because of the thermal tracking of the scaling resistors with other internal device components. Connections for various output voltage ranges are shown in Table III. Settling time for a full-scale range change is specified as 4μ s for the 20V range and 3μ s for the 10V range.

TABLE III. Output Voltage Range Connections for Voltage Models.

Output Range	Digital Input Codes			Connect Pin 19 to	
±10	COB or CTC	19	20	15	24
±5	COB or CTC	18	20	NC	24
±2.5V	COB or CTC	18	20	20	24
0 to +10V	CSB	18	21	NC	24
0 to +5V	CSB	18	21	20	24

CURRENT OUTPUT MODELS

The resistive scaling network and equivalent output circuit of the current model differ from the voltage model and are shown in Figures 7 and 8.




FIGURE 7. Internal Scaling Resistors.




FIGURE 8. Current Output Model Equivalent Output Circuit.

Internal scaling resistors (Figure 7) are provided to scale an external op amp or to configure load resistors for a voltage output. These connections are described in the following sections.

If the internal resistors are not used for voltage scaling, external $R_{\rm L}$ (or $R_{\rm F}$) resistors should have a TCR of $\pm 25 {\rm ppm_c}$ °C or less to minimize drift. This will typically add $\pm 50 {\rm ppm/}$ °C plus the TCR of $R_{\rm L}$ (or $R_{\rm F}$) to the total drift.

Driving An External Op Amp

The current output model DAC80 will drive the summing junction of an op amp used as a current-to-voltage converter to produce an output voltage. See Figure 9.




FIGURE 9. External Op-Amp—Using Internal Feedback Resistors.

$$V_{OUT} = I_{OUT} \times R_F$$

where I_{OUT} is the DAC80 output current and R_F is the feedback resistor. Using the internal feedback resistors of the current output model DAC80 provides output voltage ranges the same as the voltage model DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table IV.

TABLE IV. Voltage Range of Current Output

Output Range	Digital Input Codes	Connect A to		Connect Pin 19 to	
±10V ±5V ±2.5V 0 to +10V 0 to +5V	COB or CTC COB or CTC COB or CTC CSB CSB	19 18 18 18 18	15 15 15 21 21	A NC 15 NC 15	24 24 24 24 24

Output Larger Than 20V Range

For output voltage ranges larger than ± 10 V, a high voltage op amp may be employed with an external feedback resistor. Use I_{OUT} values of ± 1 mA for bipolar voltage ranges and -2mA for unipolar voltage ranges. See Figure 10. Use protection diodes when a high voltage op amp is used.

The feedback resistor, R_F , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between R_F and the internal scaling resistor network. This will typically add $50 \text{ppm}/^{\circ}\text{C}$ plus R_F drift to total drift.




FIGURE 10. External Op-Amp—Using External Feedback Resistors.

Driving a Resistive Load Unipolar

A load resistance, $R_L = R_{L1} + R_{LS}$, connected as shown in Figure 11 will generate a voltage range, V_{OUT} , determined by:

$$V_{OUT} = -2mA \left[(R_L \times R_O) \div (R_L + R_O) \right]$$




FIGURE 11. Current Output Model Equivalent Circuit Connected for Unipolar Voltage Output with Resistive Load.

The unipolar output impedance R_O equals $6.6k\Omega$ (typ) and $R_{\rm LI}$ is the internal load resistance of 968Ω (derived by connecting pin 15 to pin 20 and pin 18 to 19). By choosing $R_{LS}=210\Omega,\,R_L=1178\Omega.\,R_L$ in parallel with R_O yields $lk\Omega$ total load. This gives an output range of 0 to -2V. Since R_O is not exact, initial trimming per Figure 3 may be necessary; also R_{LS} may be trimmed.

Driving a Resistive Load Bipolar

The equivalent output circuit for a bipolar output voltage range is shown in Figure 12, $R_L = R_{LI} + R_{LS}$. V_{OUT} is determined by:

$$V_{OUT} = \pm 1 \text{mA} \left[(R_O \times R_L) \div (R_O + R_L) \right]$$

By connecting pin 17 to 15, the output current becomes bipolar ($\pm 1 \text{mA}$) and the output impedance R_0 becomes $3.2 k\Omega$ ($6.6 k\Omega$ in parallel with $6.3 k\Omega$). R_{L1} is 1200Ω (derived by connecting pin 15 to 18 and pin 18 to 19). By choosing $R_{LS} = 255\Omega$, $R_{L} = 1455\Omega$. R_{L} in parallel with R_0 yields $1 k\Omega$ total load. This gives an output range of $\pm 1 \text{V}$. As indicated above, trimming may be necessary.




FIGURE 12. Current Output Model Connected for Bipolar Output Voltage with Resistive Load.





DAC705/706/707 DAC708/709

Microprocessor-Compatible 16-BIT DIGITAL-TO-ANALOG CONVERTERS

FEATURES

- TWO-CHIP CONSTRUCTION
- HIGH-SPEED 16-BIT PARALLEL, 8-BIT (BYTE)
 PARALLEL, AND SERIAL INPUT MODES
- DOUBLE-BUFFERED INPUT REGISTER CONFIGURATION
- . VOUT AND IOUT MODELS

- HIGH ACCURACY: Linearity Error ±0.003% of FSR max Differential Linearity Error ±0.006% of FSR max
- MONOTONIC (TO 14 BITS) OVER SPECIFIED TEMPERATURE RANGE
- HERMETICALLY SEALED
- LOW COST PLASTIC VERSIONS AVAILABLE (DAC707JP/KP)


DESCRIPTION

The DAC708 and DAC709 are 16-bit converters designed to interface to an 8-bit microprocessor bus. 16-bit data is loaded in two successive 8-bit bytes into parallel 8-bit latches before being transferred into the D/A latch. The DAC708 and DAC709 are current and voltage output models respectively and are in 24-pin hermetic DIPs. Input coding is Binary Two's Complement (bipolar) or Unipolar Straight Binary (unipolar, when an external logic inverter is used to invert the MSB). In addition, the DAC708/-709 can be loaded serially (MSB first).


The DAC705, DAC706, and DAC707 are designed to interface to a 16-bit bus. Data is written into a

l6-bit latch and subsequently the D/A latch. The DAC705 and DAC707 are voltage output models. DAC706 is a current output model. Outputs are bipolar only (current or voltage) and input coding is Binary Two's Complement (BTC).

All models have Write and Clear control lines as well as input latch enable lines. In addition, DAC708 and DAC709 have Chip Select control lines. In the bipolar mode, the Clear input sets the D/A latch to give zero voltage or current output. They are all 14-bit accurate and are complete with reference, and, for the DAC705, DAC707, and DAC709, a voltage output amplifier.



DAC708/709 Block Diagram



DAC705/706/707 Block Diagram

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_A = +25^{\circ}C$, $V_{CC} = \pm 15V$, $V_{DD} = +5V$, and after a 10-minute warm-up unless otherwise noted.

MODEL	DAC707JP		DAC705	705/706/707/708/709KH, DAC707KP		DAC705/706/707/708/ 709BH, SH				
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT				10 A 10						
DIGITAL INPUT Resolution			16			*			*	Bits
Bipolar Input Code (all models) Unipolar Input Code ⁽¹⁾ (DAC708/709 only)	Binary	Two's Com	plement	Unipo	l	Binary		*	* .	
Logic Levels ⁽²⁾ : V _{IH}	+2.0		+5.5	*		*	*		. *	, 1 V
V _{IL}	-1.0		+0.8	*			*		*	V V
$I_{IH} (V_1 = +2.7V)$ $I_{IL} (V_1 = +0.4V)$			1	50.00					:	μA μA
TRANSFER CHARACTERISTICS		L						1		L
ACCURACY ⁽³⁾				Γ	Γ					I
Linearity Error Differential Linearity Error ⁽⁵⁾ at Bipolar Zero ^(5, 6) Gain Error ⁽⁷⁾ Zero Error ⁽⁷⁾		±0.003 ±0.0045 ±0.07 ±0.05	±0.006 ±0.012 ±0.30 ±0.1		±0.0015 ±0.003 ±0.003 *	±0.003 ±0.006 ±0.006 ±0.15		* ±0.0015 ±0.05	* ±0.003 ±0.10	% of FSR ⁽⁴⁾ % of FSR % of FSR % % of FSR
Monotonicity Over Spec Temp Range Power Supply Sensitivity: +V _{cc} , -V _{cc} V _{DD}	13	±0.0015 ±0.0001	±0.006 ±0.001	14	*	* .	14	:	±0.003	Bits % of FSR/%V _D % of FSR/%V _D
DRIFT (over Spec Temp range ⁽³⁾) Total Error over Temp Range ⁽⁸⁾ Total Full Scale Drift Gain Drift Zero Drift: Unipolar (DAC708/709 only) Bipolar (all models) Differential Linearity Over Temp ⁽⁶⁾		±0.08 ±10 ±10	±30 ±15 ±0.012		* * * ±2.5	±0.15 ±25 ±25 ±5 ±12 +0.009,		* ±7 ±1.5 ±4	±0.10 ±15 ±15 ±3 ±10	% of FSR ppm of FSR/°C ppm/°C ppm of FSR/°C ppm of FSR/°C
Linearity Error Over Temp ⁽⁵⁾			±0.012			-0.006 ±0.006			*	% of FSR % of FSR
SETTLING TIME (to $\pm 0.003\%$ of FSR) ⁽⁹⁾ Voltage Output Models Full Scale Step (2k Ω load) 1LSB Step at Worst Case Code ⁽¹⁰⁾ Slew Rate Current Output Models Full Scale Step (2mA): 10 to $\pm 100\Omega$ load $\pm 1k\Omega$ load		4 2.5 10			* * * 350	8 4		*	8 4	μs μs V/μs ns μs
OUTPUT		L	L	1				·		<u> </u>
VOLTAGE OUTPUT MODELS				I	I	[T		Γ
Output Voltage Range DAC709: Unipolar (USB Code) Bipolar (BTC Code) DAC707 Bipolar (BTC Code) DAC705 Bipolar (BTC Code) Output Current Output Impedance Short Circuit to Common Duration CURRENT OUTPUT MODELS	±5	±10 0.15 Indefinite		*	0 to +10 ±5, ±10 * ±5			*		V V V mA Ω
Output Current Range (±30% typ) DAC708: Unipolar (USB Code) Bipolar (BTC Code) DAC706 Bipolar (BTC Code) Unipolar Output Impedance (±30% typ) Bipolar Output Impedance (±30% typ) Compliance Voltage					0 to -2 ±1 ±1 4.0 2.45 ±2.5			* * * * * * * * * * * * * * * * * * *		mA mA mA kΩ kΩ V
POWER SUPPLY REQUIREMENTS			·							-
Voltage (all models): +Vcc	+13.5	+15	+16.5	*		*	*		*	l v
-V _{cc}	-13.5	-15	-16.5	*		* * .	*			V
V _{DD}	+4.5	+5	+5.5	*	*	*	*	*		V
Current (No load, +15V supplies) Current Output Models: +V _{cc} -V _{cc} V _{ob}		116	+30		+10 -13 +5	+25 -25 +10		*	* * *	mA mA mA mA
Voltage Ouptut Models: +Vcc -Vcc Vpb		+16 -18 +5	+30 -30 +10			•			:	mA mA mA


ELECTRICAL (CONT)

MODEL		DAC707JP		DAC705/706/707/708/709KH, DAC707KP		DAC705/706/707/708/ 709BH, SH				
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLY REQUIREMENTS (COM	NT)									
Power Dissipation (±15V supplies) Current Output Models Voltage Output Models		535			370 *	800 950		•	* ***	mW mW
TEMPERATURE RANGE	5 82 345 60				jaka ing a		N. 14. A P.			
Specification: BH grades JP, KP, KH grades SH grades Storage: Ceramic Plastic	0 -60		+70 +100	* -65 *		* +150 *	-25 -55 -65		+85 +125 +150	င် င် င် င် င် င်

^{*}Specification same as for models in column to the left.

NOTES: (1) MSB must be inverted externally prior to DAC708/709 input. (2) Digital inputs are TTL, LSTTL, 54/74C, 54/74HC and 54/74HTC compatible over the specified temperature range. (3) DAC706 and DAC708 (current-output models) are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all tests. (4) FSR means Full Scale Range. For example, for ±10V output, FSR = 20V. (5) ±0.0015% of Full Scale Range is equal to 1 LSB in 15-bit resolution. ±0.003% of Full Scale Range is equal to 1 LSB in 15-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 15-bit resolution. ±0.006% of Full Scale Range is equal to 1 LSB in 15-bit resolution. (6) Error at input code 0000_H. (For unipolar connection on DAC708/709, the MSB must be inverted externally prior to D/A input.) (7) Adjustable to zero with external trim potentiometer. Adjusting the gain potentiometer rotates the transfer function around the bipolar zero point. (8) With gain and zero errors adjusted to zero at +25°C. (9) Maximum represents the 3*o* limit. Not 100% tested for this parameter. (10) The bipolar worst-case code change is FFFF_H to 0000_H and 8000_H to FFFF_H. For unipolar (DAC708/709 only) it is 7FFF_H to 8000_H and 8000_H to 7FFF_H.


CONNECTION DIAGRAMS



DESCRIPTION OF PIN FUNCTIONS

	DAC705/706/707			DAC708/709
Designator	Description	#	Designator	Description
V _{OUT} (DAC707 and DAC705) R _F (DAC706)	Voltage output for DAC707 (±10V) and DAC705 (±5V) or an internal feedback resistor for use with an external output op amp for the DAC706.	1	A ₂	Latch enable for D/A latch (Active low)
V _{DD}	Logic supply (+5V)	2	A ₀	Latch enable for "low byte" input (Active low). When both A_0 and A_1 are logic "0", the serial input mode is selected and the serial input is enabled.
рсом	Digital common	3	A ₁	Latch enable for "high byte" input (Active low). When both A₀ and A₁ are logic "0", the serial input mode is selected and the serial input is enabled.
ACOM	Analog common	4	D7 (D15)	Input for data bit 7 if enabling low byte (LB) latch or data bit 15 if enabling the high byte (HB) latch.
SJ (DAC705 and DAC707) lout (DAC706)	Summing junction of the internal output op amp for the DAC705 and DAC707, or the current output for the DAC706. Offset adjust circuit is connected to the summing junction of the output amplifier. Refer to Block Diagram.	5	D6 (D14)	Input for data bit 6 if enabling LB latch or data bit 14 if enabling the HB latch.
GA	Gain adjust pin. Refer to Connection Diagram for gain adjust circuit.	6	D5 (D13)	Data bit 5 (LB) or data bit 13 (HB)
+Vcc	Positive supply voltage (+15V)	7	D4 (D12)	Data bit 4 (LB) or data bit 12 (HB)
-Vcc	Negative supply voltage (-15V)	8	D3 (D11)	Data bit 3 (LB) or data bit 11 (HB)
CLR	Clear line. Sets the input latch to zero and sets the D/A latch to the input code that gives bipolar zero on the D/A output (Active low)	9	D2 (D10)	Data bit 2 (LB) or data bit 10 (HB)
WR	Write control line (Active low)	10	D1 (D9)	Data bit 1 (LB) or data bit 9 (HB)
Α1	Enable for D/A converter latch (Active low)	111	D0 (D8)/SI	Data bit 0 (LB) or data bit 8 (HB). Serial input when serial mode is selected.
Ao	Enable for input latch (Active low)	12	DCOM	Digital common
D15 (MSB)	Data bit 15 (Most Significant Bit)	13	R _{F2}	Feedback resistor for internal or external operational amplifier. Connect to pin 14 when a 10V output range is desired. Leave open for a 20V output range.
D14	Data bit 14	14	V _{OUT} R _{F1} (DAC708)	Voltage output for DAC709 or feedback resistor for use with an external output op amp for the DAC708. Refer to Connection Diagram for connection of external op amp to DAC708.
D13	Data bit 13	15	ACOM	Analog common
D12	Data bit 12	16	SJ (DAC709) I _{OUT} (DAC708)	Summing junction of the internal output op amp for the DAC709, or the current output for the DAC708. Refer to Connection Diagram for connection of external op amp to DAC708.
D11	Data bit 11	17	ВРО	Bipolar offset. Connect to pin 16 when operating in the bipolar mode. Leave open for unipolar mode.
D10	Data bit 10	18	GA	Gain adjust pin
D9	Data bit 9	19	+V _{cc}	Positive supply voltage (+15V)
D8	Data bit 8	20	-Vcc	Negative supply voltage (-15V)
D7	Data bit 7	21	CLR	Clear line. Sets the high and low byte input registers to zero and, for bipolar operation, sets the D/A register to the input code that gives bipolar zero on the D/A output. (In the unipolar mode, invert the MSB prior to the D/A.)
D6	Data bit 6	22	WR	Write control line
D5	Data bit 5	23	cs	Chip select control line
D4	Data bit 4	24	V _{DD}	Logic supply (+5V)
D3	Data bit 3	25	No pin	
D2	Data bit 2	26	No pin	(The DAC708 and DAC700 and in CA also and in
D1	Data bit 1	27	No pin	(The DAC708 and DAC709 are in 24-pin packages)
D0 (LSB)	Data bit 0 (Least Significant Bit)	28	No pin	

MECHANICAL



ABSOLUTE MAXIMUM RATINGS

V _{DD} to COMMON 0V, +15V	External Voltage Applied to R _F (pin 1, DAC706; pin 13 or 14, DAC708) ±18V
+V _{cc} to COMMON	External Voltage Applied to D/A Output (pin 1, DAC707; pin 14, DAC708) ±5V
-V _{cc} to COMMON 0V, -18V	Power Dissipation
Digital Data Inputs to COMMON0.5V, Vpp +0.5	Storage Temperature
DC Current any Input	Stresses above those listed under "Absolute Maximum Ratings" may
Reference Out to COMMON Indefinite Short to COMMON	cause permanent damage to the device. Exposure to absolute maximum
Vout (DAC707, DAC709) Indefinite Short to COMMON	conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Model	Temperature Range	Input Configuration	Output Configuration
DAC705KH	0 to +70°C	16-bit port	±5V output
вн	−25 to +85°C	16-bit port	±5V output
BH/QM	−25 to +85°C	16-bit port	±5V output
SH	-55 to +125°C	16-bit port	±5V output
SH/QM	−55 to +125°C	16-bit port	±5V output
DAC706KH	0 to +70°C	16-bit port	±1mA output
вн	−25 to +85°C	16-bit port	±1mA output
BH/QM	-25 to +85°C	16-bit port	±1mA output
SH	−55 to +125°C	16-bit port	±1mA output
SH/QM	−55 to +125°C	16-bit port	±1mA output
DAC707JP	0 to +70°C	16-bit port	±10V output
KP	0 to +70°C	16-bit port	±10V output
кн	0 to +70°C	16-bit port	±10V output
ВН	-25 to +85°C	16-bit port	±10V output
BH/QM	-25 to +85°C	16-bit port	±10V output
SH	-55 to +125°C	16-bit port	±10V output
SH/QM	-55 to +125°C	16-bit port	±10V output
DAC708KH	0 to +70°C	8-bit port	±1mA output
вн	-25 to +85°C	8-bit port	±1mA output
BH/QM	-25 to +85°C	8-bit port	±1mA output
SH	-55 to +125°C	8-bit port	±1mA output
SH/QM	-55 to +125°C	8-bit port	±1mA output
DAC709KH	0 to +70°C	8-bit port	±10V output
ВН	-25 to +85°C	8-bit port	±10V output
BH/QM	−25 to +85°C	8-bit port	±10V output
SH	-55 to +125°C	8-bit port	±10V output
SH/QM	-55 to +125°C	8-bit port	±10V output

DISCUSSION OF SPECIFICATIONS

DIGITAL INPUT CODES

For bipolar operation, the DAC705/706/707/708/709 accept positive-true binary two's complement input code. For unipolar operation (DAC708/709 only) the input code is positive-true straight-binary provided that the MSB input is inverted with an external inverter. See Table I.

TABLE I. Digital Input Codes.

	Analog Output						
Digital Input Codes	Unipolar Straight Binary ⁽¹⁾ (DAC708/709 only; connected for Unipolar operation)	Binary Two's Complement (Bipolar operation; all models)					
7FF _H 0000 _H FFFF _H 8000 _H	+1/2 Full Scale -1 LSB ⁽²⁾ Zero +Full Scale +1/2 Full Scale	+Full Scale Zero -1LSB -Full Scale					

⁽¹⁾ MSB must be inverted externally. (2) Assumes MSB is inverted externally.

ACCURACY

Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (-Full Scale point and +Full Scale point).

Differential Linearity Error

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal ILSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output step size can be between 1/2LSB and 3/2LSB when the input changes between adjacent codes. A negative DLE specification of -1LSB maximum (-0.0006% for 14-bit resolution) insures monotonicity.

Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC705/706/707/708/709 are specified to be monotonic to 14 bits over the entire specification temperature range.

DRIFT

Gain Drift

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by: (1) testing the end point differences at t_{min}, +25°C and t_{max}; (2) calculating the gain error with respect to the +25°C value; and (3) dividing by the temperature change.

Zero Drift

Zero drift is a measure of the change in the output with 0000_H applied to the D/A converter inputs over the specified temperature range. (For the DAC708/709 in unipo-

lar mode, the MSB must be inverted.) This code corresponds to zero volts (DAC705/707 and DAC709) or zero milliamps (DAC706 and DAC708) at the analog output. The maximum change in offset at t_{min} or t_{max} is referenced to the zero error at $+25^{\circ}$ C and is divided by the temperature change. This drift is expressed in FSR/°C.

SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

Voltage Output

Settling times are specified to $\pm 0.003\%$ of FSR ($\pm 1/2$ LSB for 14 bits) for two input conditions: a full-scale range change of 20V (± 10 V) or 10V (± 5 V or 0 to 10V) and a 1LSB change at the "major carry", the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next.)

Current Output

Settling times are specified to $\pm 0.003\%$ of FSR for a full-scale range change for two output load conditions: one for 10Ω to 100Ω and one for 1000Ω . It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply ($+V_{\rm CC}$), negative supply ($-V_{\rm CC}$) or logic supply ($V_{\rm DD}$) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. $1\mu F$ tantalum capacitors should be located close to the D/A converter.

EXTERNAL ZERO AND GAIN ADJUSTMENT

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9M Ω and 270k Ω resistors ($\pm 20\%$ carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the 3.9M Ω resistor. A 0.001 μ F to 0.01 μ F ceramic capacitor should be connected from GAIN ADJUST to ANALOG COMMON to prevent noise pickup. Refer to Figures 4 and 5 for the relationship of zero and gain adjustments to unipolar D/A converters.




FIGURE 3. Equivalent Resistances.

Zero Adjustment

For unipolar (USB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.

For bipolar (BTC) configurations, apply the digital input code that produces zero output voltage or current. See Table II for corresponding codes and connection diagrams for zero adjustment circuit connections. Zero calibration should be made before gain calibration.




FIGURE 4. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters, DAC708 and DAC709.




FIGURE 5. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters, DAC705/706/707 and DAC708/709.

TABLE II. Digital Input And Analog Output Voltage/Current Relationships.

						V	OLTAGE	OUT	PUT A	ODELS					
	Analog Output *Unipolar, 0 to +10V									Analog	Output				
Digital Input					Dig	gital	Bipolar, ±10V B					Bipolar, ±5\	ipolar, ±5V		
Code	16-	-Bit	15-Bit	14-Bit	Units	Co		16-	Bit	15-Bit	14-Bit	16-Bit	15-Bit	14-B	it Uni
One LSB FFFF _H 0000 _H	+9.9	53 9985 0	305 +9.99969 0	610 +9.99939 0	μV V V	7FI	ie LSB FF _H DO _H	+9.9	05 9960 0000	610 +9.99939 -10.0000	1224 +9.99878 -10.0000	153 +4.99980 -5.0000	305 +4.99970 -5.0000	+4.999 -5.00	939 V
						CI	URREN	T OUT	PUT	MODELS					
			Aı	nalog Output		1			Digital Input		Analog Output Bipolar, ±1mA				
Digital Input			*Unip	oolar, 0 to -2mA											
Code	.	16	-Bit	15-Bit	14-Bit		Unit	8		ode	16-Bit	15-Bit	14-	Bit	Units
One LSE FFFF _H 0000 _H	3	-1.9	031 99997 0	0.061 -1.99994 0	0.122 -1.9998 0	38	μA mA mA		7F	ne LSB FF _н 00 _н	0.031 -0.99997 +1.00000	0.061 -0.9999 +1.0000		9988	μA mA mA

^{*}MSB assumed to be inverted externally

Gain Adjustment

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages and the Connection Diagrams for gain adjustment circuit connections.

INTERFACE LOGIC AND TIMING DAC708/709

The signals CHIP SELECT (\overline{CS}), WRITE (\overline{WR}), register enables ($\overline{A_0}$, $\overline{A_1}$, and $\overline{A_2}$) and CLEAR (\overline{CLR}), provide the control functions for the microprocessor interface. They are all active in the "low" or logic "0" state. \overline{CS} must be low to access any of the registers. $\overline{A_0}$ and $\overline{A_1}$ steer the input 8-bit data byte to the low- or high-byte input latch respectively. $\overline{A_2}$ gates the contents of the two input latches through to the D/A latch in parallel. The contents are then applied to the input of the D/A converter. When \overline{WR} goes low, data is strobed into the latch or latches which have been enabled.

The serial input mode is activated when both \overline{A}_0 and \overline{A}_1 are logic "0" simultaneously. The D0 (D8)/SI input data line accepts the serial data MSB first. Each bit is clocked in by a \overline{WR} pulse. Data is strobed through to the D/A latch by \overline{A}_2 going to logic "0" the same as in the parallel input mode.

Each of the latches can be made "transparent" by maintaining its enable signal at logic "0". However, as stated above, when both $\overline{A_0}$ and $\overline{A_1}$ are logic "0" at the same time, the serial mode is selected.

The \overline{CLR} line resets both input latches to all zeros and sets the D/A latch to 0000_H . This is the binary code that gives a null, or zero, at the output of the D/A in the bipolar mode. In the unipolar mode, activating \overline{CLR} will cause the output to go to one-half of full scale.

The maximum clock rate of the latches is 10MHz. The minimum time between write (WR) pulses for successive enables is 20ns. In the serial input mode (DAC708 and DAC709), the maximum rate at which data can be clocked into the input shift register is 10MHz.

The timing of the control signals is given in Figure 6.




FIGURE 6. Logic Timing Diagram.

DAC706/707

The DAC705/706/707 interface timing is the same as that described above except instead of two 8-bit separately-enabled input latches, it has a single 16-bit input latch enabled by \overline{A}_0 . The D/A latch is enabled by \overline{A}_1 . Also, there is no serial-input mode and no \overline{CHIP} \overline{SELECT} (\overline{CS}) line.

INSTALLATION CONSIDERATIONS

Due to the extremely-high accuracy of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10V full-scale range, 1LSB is $153\mu V$. With a load current of 5mA, series wiring and connector resistance of only $30m\Omega$ will cause the output to be in error by 1LSB. To understand what this means in terms

of a system layout, the resistance of typical 1 ounce copper-clad printed circuit board material is approximately $1/2m\Omega$ per square. In the example above, a 10 milliinch-wide conductor 60 milliinches long would cause a 1LSB error.

In Figures 7 and 8, lead and contact resistances are represented by R_1 through R_5 . As long as the load resistance R_L is constant, R_2 simply introduces a gain error




FIGURE 7. DAC705/707/709 Bipolar Output Circuit (Voltage Out).




FIGURE 8. DAC706/708 Bipolar Output Circuit (with External Op Amp).

and can be removed with gain calibration. R_3 is part of R_L if the output voltage is sensed at ANALOG COM-MON.

Figures 8 and 9 show two methods of connecting the currrent output model with an external precision output op amp. By sensing the output voltage at the load resistor (connecting $R_{\rm F}$ to the output of the amplifier at $R_{\rm L}$) the effect of $R_{\rm I}$ and $R_{\rm 2}$ is greatly reduced. $R_{\rm I}$ will cause a gain error but is independent of the value of $R_{\rm L}$ and can be eliminated by initial calibration adjustments. The effect of $R_{\rm 2}$ is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.




FIGURE 9. Alternate Connection for Ground Sensing at the Load (Current Output Models).

In many applications it is impractical to sense the output voltage at ANALOG COMMON. Sensing the output voltage at the system ground point is permissible because these converters have separate analog and digital common lines and the analog return current is a near-constant 2mA and varies by only $10\mu A$ to $20\mu A$ over the entire input code range. R_4 can be as large as 3Ω without adversely affecting the linearity of the D/A converter. The voltage drop across R_4 is constant and appears as a zero error that can be nulled with the zero calibration adjustment.

Another approach senses the output at the load as shown in Figure 9. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of R_6 and R_7 must be adjusted for maximum common-mode rejection across R_L . The effect of R_4 is negligible as explained previously.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key to elimination of RF radiation or pickup is small loop area. Signal leads and their return conductors should be kept close together such that they present a small flux-capture cross section for any external field.

ENVIRONMENTAL SCREENING

/QM Screening

All BH and SH models are available with Burr-Brown's /QM environmental screening for enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the

screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified below. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

SCREENING FLOW FOR /QM MODELS

Screen	MIL-STD-883 Method	Condition	Comments
Internal Visual	2017	В	
High Temperature Storage (Stabili- zation Bake)	1008	С	+150°C, 24hrs
Temperature Cycling	1010	С	-65 to +150°C, 10 cycles
Burn-in	1015	В	+125°C, 160hrs
Constant Acceleration 28-pin pkg. 24-pin pkg.	2001	B E	10,000G 30,000G
Hermeticity Fine Leak 28-pin pkg. 24-pin pkg. Gross Leak	1014	A1 or A2	2×10^{-7} atmcc/sec 5×10^{-8} atmcc/sec 60psig, 2hr
External Visual	2009		

APPLICATIONS

LOADING THE DAC709 SERIALLY ACROSS AN ISOLATION BARRIER

A very useful application of the DAC709 is in achieving low-cost isolation that preserves high accuracy. Using the serial input feature of the input register pair, only three signal lines need to be isolated. The data is applied to pin 11 in a serial bit stream, MSB first. The WR input is used as a data strobe, clocking in each data bit. A RESET signal is provided for system startup and reset. These three signals are each optically isolated. Once the 16 bits of serial data have been strobed into the input register pair, the data is strobed through to the D/A register by the "carry" signal out of a 4-bit binary synchronous counter that has counted the 16 WR pulses used to clock in the data. The circuit diagram is given in Figure 10.

CONNECTING MULTIPLE DAC707s TO A 16-BIT MICROPROCESSOR BUS

Figure 11 illustrates the method of connecting multiple DAC707s to a 16-bit microprocessor bus. The circuit shown has two DAC707s and uses only one address line to select either the input register or the D/A register. An external address decoder selects the desired converter.




FIGURE 10. Serial Loading of Electrically Isolated DAC708/709.




FIGURE 11. Connecting Multiple DAC707s to a 16-Bit Microprocessor.





DAC729

ADVANCE INFORMATION Subject to Change

Ultra-High Resolution 18-Bit DIGITAL-TO-ANALOG CONVERTER

FEATURES


- 16-BIT LINEARITY GUARANTEED (K GRADE)
- USER ADJUSTABLE TO 18-BIT LINEARITY (K GRADE)
- PRECISION INTERNAL REFERENCE NOT DEDICATED
- FAST SETTLING, LOW NOISE INTERNAL OP AMP NOT DEDICATED
- LOW TEMPERATURE DRIFT
- HERMETIC 40-PIN CERAMIC PACKAGE
- Iout OR Vout OPERATION

DESCRIPTION

The DAC729 sets the standard in very high accuracy digital-to-analog conversion. It is supplied from the factory at a guaranteed linearity of 16 bits, and is user-adjustable to 18-bit linearity (1LSB = FSR/262144).

To attain this high level of accuracy, the design takes advantage of Burr-Brown's thin-film monolithic DAC process, dielectric op amp process, hybrid capabilities, and advanced test and laser-trim techniques.

The DAC729 hybrid layout is specifically partitioned to minimize the effect of external load-current-induced thermal errors. The op amp design consists of a fast settling precision op amp with a current buffer within the feedback loop. This architecture isolates the load from the op amp, which results in a fast settling (15 μ s to 18 bits) op amp that boasts an open-loop gain of over 500k. The standard 40-pin package offers full hermeticity, contributing to the excellent reliability of the DAC729.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

Typical at 25°C, $\pm V_{CC} = 15VDC$.

MODEL		DAC729JH		DAC729KH				
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
INPUT							<u> </u>	
DIGITAL INPUT						T .		
Resolution		18			*		Bits	
Digital Inputs ⁽¹⁾ : V _{IH}	+2.4		+V _L	*		*	V	
$oldsymbol{V_{IL}}$ and $oldsymbol{V_{IL}}$	0	1	+0.8	*		*	V	
I_{IH} , $V_{IN} = 2.7V$			+5.0			*	μΑ	
I_{IL} , $V_{IN} = 0.4V$			-300			*	μΑ	
TRANSFER CHARACTERISTICS	- 'S							
ACCURACY ⁽²⁾								
Linearity Error ⁽³⁾			±0.0015			±0.0007	% of FSR ⁽⁴⁾	
Differential Linearity Error		100	±0.003			±0.0015	% of FSR	
Gain Error (6)	1	±0.05	±0.10		* 1	*	%	
Offset Error ⁽⁵⁾ : Voltage, COB ⁽⁶⁾		±5	±10		*	*	mV	
CSB ⁽⁶⁾		±0.5	±0.8		*	*	mV	
Current, COB			±5				μΑ	
CSB	`		±1			*	μΑ	
Monotonicity (0°C to 70°C)	15	16			17		Bits	
Differential Linearity Adjustment Resolution ⁽⁷⁾	ļ	17			18		Bits	
DRIFT (Over Specification Temperature Range) Total Voltage Error Over Temperature (0°C to +70°C) ⁽⁸⁾		±0.050	±0.100				N 450D	
Total Full-Scale Drift					1.7	1	% of FSR	
	1 4	±9	±0.18		±7	±15	ppm of FSR/°0	
Gain Drift (Excluding Reference Drift) Offset Drift (Excluding Reference Drift): COB	100	±1 ±2.0	±3.0 ±5.0		1		ppm/°C	
CSB	The second	±0.5	±2.0				ppm of FSR/°0	
Linearity Error Over Temperature	1	±0.5	±1.0		±0.25	±0.50		
Differential Linearity Error Over Temperature		±0.5	±1.0		±0.25	±0.50	ppm of FSR/°(ppm of FSR/°(
OUTPUT	<u> </u>	10.5	1 1.0		10.23	10.50	ppin oi ran/ c	
VOLTAGE OUTPUT MODE	T	· · · · · · · · · · · · · · · · · · ·	· ·					
Ranges: COB		 ±2.5, ±5, ±1					V	
CSB		to 10, 0 to			*		ľ	
Output Current	±5 `	1	í				mA	
Output Impedance	=	0.15					Ω	
Short Circuit Duration	Indet	inite to Con	nmon	Indef	i inite to Cor	nmon	· ·	
CURRENT OUTPUT MODE								
COB Ranges	1	±1.0			*		mA	
Output Impedance		2.86					kΩ	
CSB Ranges	1	0 to -2			*		mA .	
Output Impedance	1	4.0			*		kΩ	
Output Current Tolerance	1		±0.1				% of FSR	
Compliance Voltage		-1 to +5			*		V	
SETTLING TIME (To ±0.00038% of FSR) (9)			-					
Voltage (Load = $2k\Omega \parallel 100pF$):						1	1	
Full-Scale Step	1	5	8		*		μs	
1LSB Step (Major Carry) ⁽¹⁰⁾		4	7		* * * * * * * * * * * * * * * * * * * *	* * *	μs	
Slew Rate		20		1 1	*		V/μs	
Switching Transient Peak	1	500			*		m∨	
Switching Transient Energy		0.45					V-μs	
Current Full-Scale Step (2mA × 10Ω)	1	300			. *.	_	ns	
REFERENCE Output (nin 32): Voltage	+0.000	10.000	10.010			1		
Output (pin 32): Voltage	+9.990	10.000	10.010	* *	•	1	V	
Source Current(11)		140	+4.0			1 *	mA	
Temperature Coefficient	1	±1.0	±2.5		*	i *	ppm/°C	
Short-Circuit Duration		inite to Con		Indef	inite to Cor	nmon		
Input Voltage Tolerance (external) Reference Load: Unipolar Mode	+9.990	10	10.010		•	1 *	V	
Bipolar Mode		100	-1.0			1 .	mA .	
DIDOIAL MODE		1	-2.0			. *	mA.	


ELECTRICAL (CONT)

MODEL		DAC729JH		DAC729KH			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLY REQUIREMENTS							
Voltage: +V _{CC}	+13.5	+15	+16.5	*		*	٧
−V _{cc}	-16.5	-15	-13.5			*	V
+V ∟	+4.75	+5	+5.25	. *	*		V
Current: +Vcc		+30	+40		***		mA
		-40	-55		*	*	mA.
+ V L		+18	+25		*	*	mA
Power Dissipation (Typical Supplies)		1.14	1.55		*	*	W
Power Supply Sensitivity, Unipolar: ±15VDC		±0.0001	±0.0005		*	*	% of FSR/%Vs
+5VDC		±0.0001	±0.0005			*	% of FSR/%Vs
Bipolar: ±15VDC		±0.0004	±0.0015		*	*	% of FSR/%Vs
+5VDC		±0.0001	±0.0005		*	*	% of FSR/%Vs
Gain: ±15VDC		±0.0005	±0.0015				% of FSR/%Vs
+5VDC		±0.0001	±0.0005		***	*	% of FSR/%Vs
ENVIRONMENTAL SPECIFICATIONS				To Program			
Temperature Range: Specification	0		+70	*		*	°C
Storage	−60		+150	*		•	°C

^{*}Specification same as DAC729JH.

NOTES: (1) TTL and CMOS compatible. (2) Specified for V_{Out} mode using the internal op amp. (3) ±0.00076% of full-scale range is 1/2LSB of 16-bit resolution. (4) FSR means full-scale range, 20V for ±10V range, etc. (5) Adjustable to zero error with an external potentiometer. (6) COB is complementary offset binary (bipolar); CSB is complementary straight binary (unipolar). (7) Using the MSB adjustment circuit, the user may improve the DAC linearity to 1/2LSB of this specification. (8) With gain and offset errors adjusted to zero at 25°C. (9) Maximum represents 3 sigma limit, not 100% production tested. (10) At the major carry; 20000 to 1FFFF Hex and from 1FFFF to 20000 Hex. (11) Maximum with no degradation in specifications. External loads must be constant.

MECHANICAL



ABSOLUTE MAXIMUM RATINGS

+V _{pp} to Common	0V to +7V
+V _{cc} to Common	
-V _{cc} to Common	
Digital Data Inputs (pins 1-18) to Common	+0.5V to +18V
Reference out (pin 32) to Common Ind	efinite Short to Common
External Voltage Applied to D/A Output (pin	29)5V to +5V
V _{оит} (pin 23)	efinite Short to Common
Power Dissipation	3000mW
Storage Temperature	60°C to +150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PIN CONNECTIONS

	DAC7	29	
Bit 1	1	40	V _{POT}
Bit 2	2	39	Bit 1 Adjust
Bit 3	3	38	Bit 2 Adjust
Bit 4	4	37	Bit 3 Adjust
Bit 5	5	36	Bit 4 Adjust
Bit 6	6	35	Reference Adjust
Bit 7	7	34	Gain Adjust
Bit 8	8	33	Reference Common
Bit 9	9	32	Reference Out
Bit 10	10	31	Reference In
Bit 11	11	30	Analog Common
Bit 12	12	29	lout
Bit 13	13	28	5kΩ Feedback
Bit 14	14	27	5kΩ Feedback
Bit 15	15	26	10kΩ Feedback
Bit 16	16	25	10kΩ Feedback
Bit 17	17	24	Summing Junction
Bit 18	18	23	Vout
+V _L (5V)	19	22	+V _{cc} (15V)
Power Ground	20	21	-V _{cc} (15V)

THEORY OF OPERATION

The DAC729 is an 18-bit digital-to-analog converter system, including a precision reference, low noise, fast settling operational amplifier, and the 18-bit current source/DAC chip contained in a hermetic 40-pin ceramic dual-in-line package.

THE INTERNAL REFERENCE

The reference consists of a very low temperature coefficient closed-loop reference zener circuit that has been slope-compensated by laser-trimming current-setting resistors to a zener current to achieve less than $lppm/^{\circ}C$ temperature drift of V_{REF} .

By strapping pin 32 (Reference Out) to pin 31 (Reference In), the DAC will be properly biased from the internal reference. The internal reference may be fine adjusted using pin 35 as shown in Figure 7. The reference has an output buffer that will supply 4mA for use external to the DAC729. This load must remain constant because changing load on the reference may change the reference current to the DAC.

In systems where several components need to track the same system reference, the DAC729 may be used with an external 10V reference, however, the internal reference has lower noise $(6\mu Vp-p)$ and better stability than other references available.

THE OPERATIONAL AMPLIFIER

To support a DAC of this accuracy, the operational amplifier must have a maximum gain-induced error of less than 1/3LSB, independent of output swing (the op amp must be linear!). To support 15 bits (1/2-bit linearity) the op amp must have a gain of 130,000V/V. For 18 bits, the minimum gain is well over 500,000 V/V. Since thermal feedback is the major limitation of gain for mono op amps, the amplifier was designed as a high gain, fast settling mono op amp, followed by a monolithic, unity gain current buffer to isolate the thermal effects of external loads from the input stages of the gain transistors. The op amp and buffer are separated from the DAC chip, minimizing thermally-induced linearity errors in the DAC circuit. The op amp, like the reference, is not dedicated to the DAC729. The user may want to add a network, or select a different amplifier. The DAC729 internal op amp is intended to be the best choice for settling, speed, and noise.

THE DAC CHIP

The heart of the DAC729 is a monolithic current source and switch integrated circuit. The absolute linearity, differential linearity, and the temperature performance of the DAC729 are the result of the design, which utilizes the excellent element matching of the current sources and switch transistors to each other, and the tracking of the current setting resistors to the feedback resistors. Older, more discrete designs cannot achieve the performance of this monolithic DAC design.

The two most significant bits are binarily weighted inner-digitized current sources. The currents for bits 3 through 18 are scaled with both current sources weighting and an R-2R ladder. The circuit design is optimized for low noise and low superposition error, with the current sources arranged to minimize both code-dependent thermal errors and IR drop errors. As a result, the superposition errors are typically less than $20\mu V$.

The DAC chip is biased from a servo amplifier feeding into the base line of the current sources. This servo amplifier sets the collector current to be mirrored and scaled in the DAC chip current sources. The reference current for the servo is established by the reference voltage applied to pin 31 feeding an internal resistor $(10k\Omega)$ to the virtual ground of the servo amplifier.

DISCUSSION OF SPECIFICATIONS

DIGITAL INPUT CODES

The DAC729 accepts complementary digital input codes in either binary format (CSB, Unipolar or COB, Bipolar; see Table I).

TABLE I. Digital Input Coding.

	DAC Analog Output							
Digital Input	СОВ	20V FSR	CSB	10V FSR				
00 0000 0000 0000 0000 11 1111 1111 111	+ Full Scale - Full Scale	9.999924V -10V	+ Full Scale - Full Scale	9.999962V 0V				

ACCURACY

Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

Differential Linearity Error

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2 LSB$ means that the output step sizes can be between 1/2LSB and 3/2LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1 LSB (-0.0015% for 16-bit resolution) insures monotonicity

Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC729 is specified to be monotonic to 16 bits over the entire specification temperature range.

DRIFT

Gain Drift

Gain drift is a measure of the change in the full-scale

range output over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is measured by: (1) testing the end point differences for each D/A at t_{MIN} , +25°C and t_{MAX} ; (2) calculating the gain error with respect to the +25°C value; and (3) dividing by the temperature change.

Offset Drift

Offset drift is a measure of the change in the output with $3 FFFF_H$ applied to the digital inputs over the specified temperature range. The maximum change in offset at t_{MIN} or t_{MAX} is referenced to the offset error at $+25^{\circ}C$ and is divided by the temperature change. This drift is expressed in parts per million of full-scale range per degree centigrade (ppm of $FSR/^{\circ}C$).

SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input.

Voltage Output

Settling times are specified to $\pm 0.00075\%$ of FSR ($\pm 1/2$ LSB for 16 bits) for two input conditions: a full-scale range change of 20V (COB) or 10V (CSB) and a ILSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next.)

Current Output

Settling times are specified to $\pm 0.00075\%$ of FSR for a full-scale range change with an output load resistance of 10Ω . It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified linearity.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply $(+V_{CC})$, negative supply $(-V_{CC})$ or logic supply (V_L) about the nominal power supply voltages (see Figure 1). It is specified for DC or low frequency changes. The typical performance curve in Figure 1 shows the effect of high frequency changes in power supply voltages using internal reference, DAC, and op amp.

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in




FIGURE 1. Power Supply Rejection vs Frequency
Using Internal Reference and Op Amp.

Figure 2. These capacitors $(1\mu F)$ to $10\mu F$ tantalum recommended) should be located close to the DAC729. Electrolytic capacitors, if used, should be paralleled with $0.01\mu F$ ceramic capacitors for best high frequency performance.




FIGURE 2. Ground Connections and Supply Bypass.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in Figure 3 and adjust as described below. TCR of the potentiometers should be $100\text{ppm}/^{\circ}\text{C}$ or less. The $3.9\text{M}\Omega$ and $510\text{k}\Omega$ resistors (20% carbon or better) should be located close to the DAC729 to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 4, may be substituted in place of the $3.9\text{M}\Omega$. A $0.001\mu\text{F}$ to $0.01\mu\text{F}$ ceramic capacitor should be connected from Gain Adjust (pin 34) to common to shunt noise pickup. Refer




FIGURE 3. Typical Gain and Offset Adjust Hook-Up.




FIGURE 4. Equivalent Resistances.

to Figures 5 and 6 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters.

OFFSET ADJUSTMENT

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.




FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

For bipolar (COB) configurations, apply the digital input code that should produce the maximum negative output voltage. See Table II for corresponding codes and Figures 2 and 3 for offset adjustment connections. Offset adjust




FIGURE 6. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

should be made prior to gain adjust.

GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages and Figure 3 for gain adjustment connections.

TABLE II. Output Range Connections.

Output Range	Code	Connect Pin 23	Connect Pin 31	Connect Pin 24
±10V	СОВ	to Pin 25	to Pin 26	to Pin 29
±5V	СОВ	to Pin 27	to Pin 26	to Pin 29
±2.5V	СОВ	to Pin 27	to Pin 26	to Pins 29 & 25
0 to 10V	CSB	to Pin 27	N/C	to Pin 29
0 to 5V	CSB	to Pins 27 & 28	N/C	to Pin 29

REFERENCE ADJUSTMENT

The internal reference may be fine adjusted using pin 35 as shown in Figure 7. Adjusting the reference has a similar effect on the DAC as gain adjust, except the transfer function rotates around bipolar zero for a bipolar hookup. The transfer function is shown in Figure 8.

The value of the setting resistor may be selected from the graph. The range of adjustment should be minimized to limit the effects of drift and noise from the external resistor and potentiometer.

LAYOUT/APPLICATIONS SUGGESTIONS

Obviously, the management of IR drops, power supply noise, thermal stability, and environmental noise becomes much more critical as the accuracy of the system increases. The DAC729 has been designed to minimize these applications problems to a large degree. The basics of "Kelvin sensing" and "holy point" grounding will be the most important considerations in optimizing the absolute accuracy of the system. Figure 9 shows the proper connection of the DAC with the holy-point ground and




FIGURE 7. VREF Adjust.




FIGURE 8. Effect of V_{REF} Adjust on a COB Connected

the Kelvin-voltage-output connection at the load.

The DAC729 has three separate supply common (ground) pins. Reference common (pin 33) carries the return current from the internal reference and the output 1/V converter common. The current in pin 33 is stable and independent of code or load. Power common (pin 20) carries the variable currents of the biasing circuits. Analog common (pin 30) is the termination of the R-2R ladder and also carries the "waste current" from the off side of the current switches. These three ground pins must be star connected to system ground for the DAC to bias properly and accurately. Good ground connections are essential,




FIGURE 9. Typical Hook-Up Diagram with "Holy Point" Ground and Kelvin Sense Load, Using Internal Op Amp and Reference.

because an IR drop of just $39\mu V$ completely swamps out a 10V FSR 18-bit LSB.

Temperature variations of the part may cause accuracy errors. Careful attention must be paid to the effects of the load that the DAC is driving. Although the internal current buffer will drive substantial loads (25mA or more typically), the thermals produced internally will affect the individual current sources of the DAC. The package has a thermal resistance of about 25°C/W. This thermal resistance will show up as a thermal gradient across the DAC chip and could cause linearity problems. These problems may appear as a code dependent error for DC or slow data rates. To overcome the problems of a heavy load, it is suggested that an external current buffer be used (Figure 10), and located so as not to affect the DAC temperature.

TRUE 18-BIT PERFORMANCE (LINEARITY ADJUSTMENT)

To take full advantage of the DAC729's accuracy, the four MSBs have adjustment capabilities. A simplified schematic (Figure 11) shows the internal structure of the DAC current source and the adjustment input terminal. The suggested network for adjusting the linearity is shown in Figure 12. This circuit has nearly twice the range that is required for the DAC729JH. The range is intentionally narrow so as to minimize the effect of temperature drift or stability problems in the potentiometers. The potentiometers are biased in an identical fashion to the internal DAC current sources to minimize power supply rejection problems and temperature drift problems.

The linearity adjustment requires a digital voltmeter with 7 digits of resolution on the 10V range (1μ V resolution) and excellent linearity. For the DAC, 1LSB of the 0V to 10V scale (10 FSR) is 38μ V. To be 1/2LSB linear, the




FIGURE 10. Using an External Op Amp with Buffer and External Reference for ±10V Output.

measurement must resolve $19\mu V$. The meter must be properly calibrated and linear to 1ppm of range.

With the DAC connected for 0 to 10V output (Figure 13), the adjustment procedure is to set the DAC code and measure as follows.

FOURTH MSB ADJUSTMENT

1. Code = 11 1100 0000 0000 0000

- 2. Measure
- 3. Code = $11\ 1011\ 1111\ 1111\ 1111$
- 4. Measure and difference.
- Adjust 4th MSB potentiometer to make difference +38μV.
- 6. Repeat steps 1 through 5 to confirm.

THIRD MSB ADJUSTMENT

- 1. Code = 11 1000 0000 0000 0000
- 2. Measure
- 3. $Code = 11\ 0111\ 1111\ 1111\ 1111$
- 4. Measure and difference.
- Adjust 3rd MSB potentiometer to make difference +38μV.
- 6. Repeat steps 1 through 5 to confirm.

SECOND MSB ADJUSTMENT

- 1. $Code = 11\ 0000\ 0000\ 0000\ 0000$
- 2. Measure
- 3. $Code = 10 \ 1111 \ 1111 \ 1111 \ 1111$
- 4. Measure and difference.
- 5. Adjust 2nd MSB potentiometer to make difference $+38\mu$ V.
- 6. Repeat steps 1 through 5 to confirm.

MSB ADJUSTMENT

- 1. $Code = 10\ 0000\ 0000\ 0000\ 0000$
- 2. Measure
- 3. Code = 01 1111 1111 1111 1111
- 4. Measure and difference.
- Adjust the MSB potentiometer to make difference +38μV.
- 6. Repeat steps 1 through 5 to confirm.




FIGURE 11. DAC729 Simplified Schematic.




FIGURE 12. Differential Linearity Adjustment Circuit for the 4MSBs.




FIGURE 13. 0 to 10V FSR.

APPLICATIONS

The DAC729 is the DAC of choice for applications requiring very high resolution, accuracy, and wide dynamic range.

DIGITAL AUDIO

The excellent linearity and differential linearity are ideal for PCM professional audio and waveform generation applications.

The DAC729 offers superb dynamic range. Dynamic range is a measure of the ratio of the smallest signals the converter can produce to the full-scale range, usually expressed in decibels (dB). The theoretical dynamic range of a converter is approximately 6dB per bit. For the DAC729 the theoretical range is 108dB! The actual dynamic range is limited by noise (signal-to-noise) and linearity errors. The DAC729's $6\mu V$ typical noise floor,

fast settling op amp, and adjustable 18-bit linearity minimize the limitation.

Total harmonic distortion (THD) is the measure of the magnitude and distribution of the linearity error, differential linearity error, noise, and quantization error. The THD is defined as the ratio of the square root of the sum of the squares of the harmonics to the values of the input fundamental frequency. The RMS value of a DAC error can be shown to be

$$\epsilon_{\text{rms}} = \sqrt{\frac{1}{n}} \sum_{\substack{i=1 \ i=1}}^{n} [E_L(i) + E_Q(i)]^2$$

where n is the number of samples in one cycle of any given sine wave, $E_L(i)$ is the linearity error of the DAC729 at each sampling point, and $E_Q(i)$ is the quantization error at each sampling point. The THD can then be expressed

THD =
$$\frac{\epsilon_{rms}}{E_{rms}} = \frac{\sqrt{\frac{1}{n} \sum_{i=1}^{n} \left[E_L(i) + E_Q(i) \right]^2}}{E_{rms}} \times 100\%$$

where E rms is the rms signal-voltage level.

This expression indicates that, in general, there is a correlation between the THD and the square root of the sum of the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the D/A is directly correlated to the THD.

The DAC729 has demonstrated THD of better than 0.0009% of full scale (at 1kHz). This is the level of distortion that is desired to test other professional audio products, making the DAC729 ideal for professional audio test equipment.

The ability to adjust the linearity of the 4MSBs, the 18-bit resolution, fast settling and low noise give the DAC729 unmatched performance.

AUTOMATIC TEST EQUIPMENT

The ability to adjust the absolute linearity and the ability to run several DACs from the same reference make the DAC729 ideal as the reference DAC for an entire data conversion system. Since the feedback resistors are absolute value ($\pm 0.1\%$), the addition of a 240 Ω resistor makes the output 10.24V.This feature makes discrete 10mV steps easy to create with a resolution of 39μ V for 10.24V FSR. Figure 14 shows the DAC729 connected for 0V to 10.24V operation and using an external reference.

The two 240Ω resistors are in series with the parallel $10k\Omega$ internal resistors, resulting in 10.24V out. This hook-up minimizes the thermal coefficient of resistance problems associated with this accuracy.

The low superposition error of the DAC729 makes the system calibration routines become much less complicated. There is seldom a need to iterate through the calibration routine. Repeatability of the DAC output voltage is many times better than competitive products. This feature cuts system overhead time, improves accuracy, and cuts guardbands for the user. The entire set of test head DACs could be upgraded from 16 bits to 18 bits by replacing the existing 16-bit DACs.

THE HEART OF AN 18-BIT ADC

The DAC729 makes a good building block in ADC applications. The key to ADC accuracy is differential linearity of the DAC. The ability to adjust to 18-bit linearity, coupled with the fast settling time of the DAC729 makes the design cycle for an 18-bit successive approximation ADC much faster, and the production more consistent. Figure 15 shows the DAC as the heart of a successive approximation ADC. The clock and successive approximation register could be implemented in 7400 series TTL, as a simple gate-array or standard cell, or part of a local processor.

With the DAC out of the way, the comparator is the toughest part of the ADC design. To resolve an 18-bit LSB, and interface to a TTL logic device, the comparator must have a gain of 500kV/V (5X actual) as well as low hysteresis, low noise, and low thermally induced offsets. With this much gain, a slow comparator may be desired to reduce the risk of instability.

The feedback resistors of the DAC are the input scaling resistors of the ADC. An OPA404 and an OPA633 make an excellent buffer for the input signal, giving a very high input impedance to the signal (minimizing IR drop) while maintaining the linearity.




FIGURE 14. 0V to 10.24V Using Internal Op Amp and Internal References.




FIGURE 15. Block Diagram of an 18-Bit $\pm 10V_{IN}$ ADC.





DAC811JU DAC811KU

Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER (Small-Outline Surface-Mount Package)

FEATURES

- SINGLE INTEGRATED CIRCUIT CHIP
- MICROCOMPUTER INTERFACE: DOUBLE-BUFFERED LATCH
- VOLTAGE OUTPUT: ±10V, ±5V, +10V
- MONOTONICITY GUARANTEED OVER TEMPERATURE

- ±3/4LSB MAXIMUM NONLINEARITY OVER TEMPERATURE
- GUARANTEED SPECIFICATIONS AT ±12V AND ±15V SUPPLIES
- TTL/5V CMOS-COMPATIBLE LOGIC INPUTS

DESCRIPTION


The DAC811U is a complete single-chip integrated-circuit microcomputer-compatible 12-bit digital-to-analog converter packaged in a 28-lead plastic SOIC. The chip includes a precision voltage reference, microcomputer interface logic, double-buffered latch, and a 12-bit D/A converter with a voltage output amplifier. Fast current switches with laser-trimmed thin-film resistors provide a highly accurate and fast D/A converter.

Microcomputer interfacing is facilitated by a double-buffered latch. The input latch is divided into three 4-bit nybbles to permit interfacing to 4-, 8-, 12- or 16-bit buses and to handle right- or left-justified data. The 12-bit data in the input latches is transferred to the D/A latch to hold the output value.

Input gating logic is designed so that loading the last byte of data can be accomplished simultaneously with the transfer of data (previously stored in adjacent latches) from adjacent input latches to the D/A latch. This feature avoids spurious analog output values and saves computer instructions.

The DAC811 is laser trimmed at the wafer level and is specified to $\pm 1/4$ LSB maximum linearity error (K grade) at 25°C and $\pm 3/4$ LSB maximum over the temperature range. All grades are guaranteed monotonic over the specification temperature range.

DAC811JU and KU are specified over the temperature range of 0°C to +70°C.



International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-8491

SPECIFICATIONS

ELECTRICAL

 $T_A = +25$ °C. $\pm V_{CC} = 12V$ or 15V unless otherwise noted.

MODEL	DAC811JU			DAC811KU				
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
DIGITAL INPUT				1.17				
Resolution			12			. *	Bits	
Codes ⁽¹⁾	1	USB, BOI	3		1 . 1 * 1			
Digital Inputs Over Temperature Range ⁽²⁾		1	1	11				
V _{IH}	+2.0		+15	•		*	VDC	
V _{IL}	0.0	1.	+0.8	* .		*	VDC	
I_{1H} , $V_1 = +2.7V$	ľ		+10			***	μΑ	
$I_{1L}, V_1 = +0.4V$			±20			*	μΑ	
Digital Interface Timing Over Temperature Range (3)								
twp, WR pulse width	50			*			ns	
t _{AW} 1, N _X and LDAC valid to end of WR	50		100	*			ns	
tow, data valid to end of WR	.80			*			ns	
t _{DH} , data valid hold time	0			•			ns	
TRANSFER CHARACTERISTICS	4.12							
ACCURACY								
Linearity Error		±1/4	±1/2		±1/8	±1/4	LSB	
Differential Linearity Error		±1/2	±3/4		±1/4	±1/2	LSB	
Gain Error ⁽⁴⁾	1	±0.1	±0.2			*	%	
Offset Error ^(4,5)		±0.05				*	% of FSR ⁽⁶⁾	
Monotonicity		Guarantee			*			
Power Supply Sensitivity: +Vcc		±0.001	±0.003		*	*	% of FSR/%V	
-V _{cc}		±0.002	±0.006		*		% of FSR/%V	
V _{DD}		±0.0005	±0.0015		*	*	% of FSR/%V	
DRIFT (0°C to +70°C)							1	
Gain		±10	±30		*	*	ppm/°C	
Unipolar Offset		±5	±10		*		ppm of FSR/°	
Bipolar Zero		±5	±10		*		ppm of FSR/°	
Linearity Error Over Temperature Range		±1/2	±3/4		±1/4	*	LSB	
Monotonicity Over Temperature Range	<u> </u>	Guarantee	d		*			
CONVERSION SPEED								
SETTLING TIME(7) (to within ±0.01% of FSR								
of final value, 2kΩ load)								
For Full-Scale Range Change: 20V Range		3	4		*	* *	μs	
10V Range		3	4		*	. * .	μs	
For 1LSB Change at Major Carry ⁽⁸⁾	·	. 1			*		μs	
Slew Rate ⁽⁷⁾	8	12		*	*		V/μs	
OUTPUT								
ANALOG OUTPUT								
Voltage Range (±Vcc = 15V) ⁽⁹⁾ . Unipolar		0 to +10		• .	*		. V	
Bipolar		±5, ±10			*		V .	
Output Current	±5			. *			mA	
Output Impedance (at DC)		0.2			*		Ω	
Short Circuit to Common Duration		Indefinite			*			
REFERENCE VOLTAGE								
Voltage	+6.2	+6.3	+6.4		*	*	V	
Source Current Available for External Loads	+2.0			*			mA	
Temperature Coefficient	1 1	±10	±30		*		ppm/°C	
Short Circuit to Common Duration		Indefinite		-	*			
POWER SUPPLY REQUIREMENTS	<u> </u>				1			
Voltage: +V _{cc}	+11.4	+15	+16.5		. 1		VDC	
-Voc	-11.4	-15	+16.5 -16.5		.		VDC VDC	
V _{DD}	+4.5	+5	+5.5		:			
Current (no load): +Vcc	₩4.5	+16	+25			_	VDC mA	
-V _{cc}		-23	+25 -35				mA mA	
V _{DD}		+8	-35 +15				mA mA	
Potential at DCOM with Respect to ACOM(10)		T-0	±0.5				MA V	
Power Dissipation		625	800		*	*	mW	
TEMPERATURE RANGE	<u> </u>			لــــــا				
Specification	0		+70	*		*		
Specification Storage	-60	8 1	+100	: :		*	°C	
JUIANE	_ ₀₀ .	1	T100				· "(;	

NOTES: (1) USB = Unipolar Straight Binary, BOB = Bipolar Offset Binary. (2) TTL-, LSTTL-, 74HC CMOS-compatible. (3) Refer to Figures 6 and 7. (4) Adjustable to zero with external trim potentiometer. (5) Error at input code 000₁₆ for both unipolar and bipolar ranges. (6) FSR means Full Scale Range and is 20V for the ± 10 V range. (7) Maximum represents the 3σ limit. Not 100% tested for this parameter. (8) At the major carry, 7FF16 to 80016 and 80016 to 7FF16. (9) Minimum supply voltage required for ±10V output swing is ±13.5V. Output swing for ±11.4V supplies is at least -8V to +8V with no external load. (10) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.


ORDERING INFORMATION

	DAC811 X U					
Basic Model — Grade ———						
Package Type -		J				

ABSOLUTE MAXIMUM RATINGS

$\begin{array}{llllllllllllllllllllllllllllllllllll$
NOTE: Stresses above those listed may cause permanent damage to the device. Exposures to absolute maximum conditions for extended periods may effect device reliability.

MECHANICAL




	INC	HES	MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α.	.700	.716	17.78	18.19	
В	.286	.302	7.26	7.67	
С	.093	.109	2.36	2.77	
D	.015	.019	0.38	0.48	
G	.050 BASIC		1.27 BASIC		
Н	.022	.038	0.56	0.97	
J	.008	.012	0.20	0.30	
L	.281	.309	7.14	7.85	

N .007 .011 0.18 0.28

PIN NOMENCLATURE

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	V _{DD}	Logic Supply, +5V	15	DCOM	DIGITAL COMMON, VDD supply return
2	WR	WRITE, command signal to load latches, Logic	16	D ₀	DATA, Bit 1, LSB
		low loads latches.	17	D ₁	DATA, Bit 2
3	LDAC	LOAD D/A CONVERTER, enables WR to load	18	D ₂	DATA, Bit 3
		the D/A latch. Logic low enables.	19	D ₃	DATA, Bit 4
4	NA	NYBBLE A, enables WR to load input latch A	20	+V _{cc}	Analog Supply Input, +15V or +12V
		(the most significant nybble). Logic low enables	21	-V _{cc}	Analog Supply Input, -15V or -12V
5	N _B	NYBBLE B, enables WR to load input latch B. Logic low enables.	22	GAIN ADJ	To externally adjust gain
6	No	NYBBLE C, enables WR to load input latch C	23	ACOM	ANALOG COMMON, ±Vcc supply return
	INC	(the least significant nybble). Logic low enables.	24	Vout	D/A converter voltage output
7	D11	DATA, Bit 12, MSB, positive true.	25	10V RANGE	Connect to pin 24 for 10V Range
8	Dio	DATA, Bit 11	26	SJ	SUMMING JUNCTION of output amplifier
9	D ₉	DATA, Bit 10	27	BPO	BIPOLAR OFFSET. Connect to pin 26 for
10	D ₈	DATA, Bit 9			Bipolar Operation
11	D ₇	DATA, Bit 8	28	REF OUT	6.3V reference output
12	D ₆	DATA, Bit 7			
13	D ₅	DATA, Bit 6			
14	D ₄	DATA, Bit 5			

CONNECTION DIAGRAM



DISCUSSION OF SPECIFICATIONS

INPUT CODES

The DAC811 accepts positive true binary input codes. It may be connected by the user for any one of the following codes: USB (unipolar straight binary), BOB (bipolar offset binary) or, using an external inverter on the MSB line, BTC (binary two's complement). See Table I.

TABLE I. Digital Input Codes.

DIGITAL INPUT	ANALOG OUTPUT				
	USB	вов	BTC*		
	Unipolar	Bipolar	Binary		
MSB LSB	Straight	Offset	Two's		
1	Binary	Binary	Complement		
11111111111111	+Full Scale	+Full Scale	-1LSB		
100000000000	+1/2 Full Scale	Zero	-Full Scale		
011111111111	1/2 Full Scale -1LSB	-1LSB	+Full Scale		
000000000000	Zero	-Full Scale	Zero		
*Invert the MSB of the BOB code with external inverter to obatin BTC code.					

LINEARITY ERROR

Linearity error as used in D/A converter specifications by Burr-Brown is the deviation of the analog output from a straight line drawn between the end points (inputs all "1's" and all "0's"). The DAC811 linearity error is specified at $\pm 1/4$ LSB (max) at $+25^{\circ}$ C for the K grade and $\pm 1/2$ LSB (max) for the J grade.

DIFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of 1/2LSB means that the output step size can range from 1/2LSB to 3/2LSB when the input changes from one state to the next. Monotonicity requires that DLE be less than 1LSB over the temperature range of interest.

MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital inputs. The DAC811 is monotonic over the entire specification temperature range.

DRIFT

Gain drift is a measure of the change of the full-scale range output over the specification temperature range. Drift is expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by testing the full-scale range value (e.g., +FS minus -FS) at high temperature, +25°C, and low temperature; calculating the error with respect to the +25°C value and dividing by the temperature change.

Unipolar offset drift is a measure of the change in output with all 0's on the input over the specification temperature range. Offset is measured at high temperature, +25°C, and low temperature. The maximum change in offset referred to the +25°C value divided by the temperature change is the offset drift. It is expressed in parts per million of full-scale range per degree centigrade (ppm of FSR/°C).

Bipolar zero drift is measured at a digital input of 800₁₆, the code that gives zero volts output for bipolar operation.

SETTLING TIME

Settling time is the total time (including slew time) for the output to settle within an error band around its final value after a change in input. Three settling times are specified to $\pm 0.01\%$ of full-scale range (FSR): two for maximum full-scale range changes of 20V and 10V, and one for a 1LSB change. The 1LSB change is measured at the major carry (7FF₁₆ to 800₁₆ and 800₁₆ to 7FF₁₆), the input transition at which worst-case settling time occurs.

REFERENCE SUPPLY

DAC811 contains an on-chip 6.3V reference. This voltage (pin 28) has a tolerance of ± 0.1 V. The reference output may be used to drive external loads, sourcing at least 2.0mA. This current should be constant for best performance of the D/A converter.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A coonverter output. It is defined as a percent of FSR output change per percent of change in either the positive, negative, or logic supply voltages about the nominal voltages. Figure 1 shows typical power supply rejection versus power supply ripple frequency.

OFFSET AND GAIN ADJUSTMENTS

Figures 2 and 3 illustrate the relationship of offset and gain adjustments to unipolar and bipolar D/A converter output.




FIGURE 1. Power Supply Rejection versus Power Supply Ripple Frequency.




FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.




FIGURE 4. DAC811 Block Diagram.

OPERATION

DAC811 is a complete single IC chip 12-bit D/A converter. The chip contains a 12-bit D/A converter, voltage reference, output amplifier, and microcomputer-compatible input logic as shown in Figure 4.

±12V OPERATION

The DAC811 is fully specified for operation on $\pm 12V$ power supplies. However, in order for the output to swing to ± 10 , the power supplies must be $\pm 13.5V$ or greater. When operating with $\pm 12V$ supplies, the output swing is restricted to approximately $\pm 8V$.

LOGIC INPUT COMPATIBILITY

The DAC811 digital inputs are TTL, LSTTL, and 54/74HC CMOS-compatible over the operating range of $V_{\rm DD}$. The input switching threshold remains at the TTL threshold over the supply range.

INTERFACE LÚGIC

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the D/A register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.

These input latches are controlled by \overline{N}_A , \overline{N}_B , \overline{N}_C and $\overline{WR}.\overline{N}_A$, \overline{N}_B , and \overline{N}_C are internally NORed with \overline{WR} so that the input latches transmit data when both \overline{N}_A (or \overline{N}_B , \overline{N}_C) and \overline{WR} are at logic "0." When either \overline{N}_A (or \overline{N}_B , \overline{N}_C) and \overline{WR} go to logic "1," the input data is latched into the input registers and held until both \overline{N}_A (or \overline{N}_B , \overline{N}_C) and \overline{WR} go to logic "0."

The D/A latch is controlled by \overline{LDAC} and \overline{WR} . \overline{LDAC} and \overline{WR} are internally NORed so that the latches

transmit data to the D/A switches when both \overline{LDAC} and \overline{WR} are at logic "0." When either \overline{LDAC} or \overline{WR} are at logic "1," the data is latched in the D/A latch and held until \overline{LDAC} and \overline{WR} go to logic "0."

All latches are level-triggered. Data present when the control signals are logic "0" will enter the latch. When any one of the control signals returns to logic "1," the data is latched. A truth table for all latches is given in Table II and Relatative Timing Diagrams are shown in Figures 5 and 6.

TABLE II. DAC811 Interface Logic Truth Table.

WR	N _A	N̄Β	Nc	LDAC	OPERATION
1:	X	х	X	X	No Operation
0	0	1	- 1	1	Enables Input Latch 4MSBs
0	1	0	1	1	Enables Input Latch 4 Middle Bits
0	1	1 1	0	1	Enables Input Latch 4LSBs
0	1	. 1	1	0	Loads D/A Latch From Input Latches
0	0	0	0	0	All Latches Transparent

"X" = Don't Care




FIGURE 5. Write Cycle #1 (Data Latched from Data Bus).




FIGURE 6. Write Cycle #2 (Data Transferred to DAC).

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram. TCR of the potentiometers should be $100\text{ppmm}/^{\circ}\text{C}$ or less. The $1.0\text{M}\Omega$ and $3.9\text{M}\Omega$ resistors (20% carbon or better) should be located close to the DAC811 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 7, may be substituted in each case. The Gain Adjust (pin 22) is a high impedance point and a $0.0022\mu\text{F}$ ceramic capacitor should be connnected from this pin to analog common to reduce noise pickup in all applications, including those not employing external gain adjustment.




FIGURE 7. Equivalent Resistances.

Offset Adjustment

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and adjust the offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the offset potentiometer for minus full-scale voltage. Example: If the full-scale range is connected for 20V, the maximum negative output voltage is -10V. See Table III for corresponding codes.

Gain Adjustment

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the gain potentiometer for this positive full-scale voltage. See Table III for positive full-scale voltages.

TABLE III. Digital Input/Analog Output, $\pm V_{CC} = \pm 15V$.

	ANAL	ANALOG OUTPUT VOLTAGE					
DIGITAL INPUT	0 to 10V	±5V	±10V				
12-Bit Resolution MSB LSB							
11111111111 100000000000 011111111111 000000	+9.9976V +5.0000V +4.9976V 0.0000V 2.44mV	+4.9976V 0.0000V -0.0024V -5.0000V 2.44mV	+9.9951V 0.0000V -0.0049V -10.0000V 4.88mV				

OUTPUT RANGE CONNECTIONS

Internal scaling resistors provided in the DAC811 may be connected to produce bipolar output voltage ranges of ± 10 V and ± 5 V or unipolar output voltage range of 0 to ± 10 V. The 20V range (± 10 V bipolar range) is internally connected. Refer to Figure 8. Connections for the output ranges are listed in Table IV.




FIGURE 8. Output Amplifier Voltage Range Scaling Circuit.

TABLE IV. Output Range Connections.

Output Range	Digital Input Codes	Connect Pin 25 To	Connect Pin 27 To
0 to +10V	USB	24	23
±5V	BOB or BTC	24	26
±10V	BOB or BTC	NC	26

INSTALLATION

POWER SUPPLY CONECTIONS

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram.

These capacitors (1μ F tantalum recommended) should be located close to the DAC811.

The DAC811 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The analog common (pin 23) and digital common (pin 15) should be connected together at one point. Separate returns minimize current flow in low level signal paths if properly connected.

Logic return currents are not added into the analog signal return path. A $\pm 0.5 \text{V}$ difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may cause noise to be coupled through to the analog output, therefore, some caution is requried in applying these common connections.

The analog common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the analog common.

APPLICATIONS

MICROCOMPUTER BUS INTERFACING

The DAC811 interface logic allows easy interface to microcomputer bus structures. The control signal \overline{WR} is derived from external device select logic and the I/O Write or Memory Write (depending upon the system design) signals from the microcomputer.

The latch enable lines $\overline{N_s}$, $\overline{N_B}$, $\overline{N_C}$, and \overline{LDAC} determine which of the latches are enabled. It is permissible to enable two or more latches simultaneously as shown in some of the following examples.

The double-buffered latch permits data to be loaded into the input latches of several DAC811s and later strobed into the D/A latch of all D/As, simultaneously updating all analog outputs. All the interface schemes shown below use a base address decoder. If blocks of memory are unused, the base address decoder can be simplified or eliminated altogether. For instance if half the memory space is unused, address line A₁₅ of the microcomputer can be used as the chip select control.

4-BIT INTERFACE

An interface to a 4-bit microcomputer is shown in Figure 9. Each DAC811 occupies four address locations. A 74LS139 provides the two to four decoder and selects these with the base address. Memory Write (\overline{WR}) of the microcomputer is connected directly to the \overline{WR} pin of the DAC811. An 8205 decoder is an alternative device to use instead of the 74LS139.

8-BIT INTERFACE

The control logic of DAC811 permits interfacing to right- or left-justified data formats illustrated in Figure 10. When a 12-bit D/A converter is loaded from an 8-bit bus, two bytes of data are required. Figures 11 and 12 show an addressing scheme for right-justified and left-justified data respectively. The base address is decoded from the high-order address bits. A₀ and A₁ address the appropriate latches. Note that adjacent addresses are used. For the right-justified format X10₁₆ loads the 8LSBs and X01₁₆ loads the 4MSBs and simultaneously transfers input latch data to the D/A latch. Addresses X00₁₆ and X11₁₆ are not used.




FIGURE 9. Addressing and Control for 4-Bit Microcomputer Interface.




FIGURE 10. 12-Bit Data Formats for 8-Bit Systems.




FIGURE 11. Right-Justified Data Bus Interface.

Left-justified data is handled in a similar manner, shown in Figure 12. The DAC811 still occupies two adjacent locations in the microcomputer's memory map.




FIGURE 12. Left-Justified Data Bus Interface

INTERFACING MULTIPLE DAC811s IN 8-BIT SYSTEMS

Many applications require that the outputs of several D/A converters be updated simultaneously such as automatic test systems. The interface shown in Figure 13 uses a 74LS138 decoder to decode a set of eight adjacent addresses to load the input latches of four DAC811s. The example shows a right-justified data format.

A ninth address using A_3 causes all DAC811s to be updated simultaneously. If a particular DAC811 is always loaded last, for instance, D/A #4, A_3 is not needed, thus saving eight address spaces for other uses. Incorporate A_3 into the Base Address Decoder, remove the inverter, connect the common LDAC line to \overline{N}_c of D/A #4, and connect G_1 of the 74LS138 to +5.

12- AND 16-BIT MICROCOMPUTER INTERFACE

For this application the input latch enable lines, \overline{N}_A , \overline{N}_B , and \overline{N}_c are tied low, causing the latches to be transparent. The D/A latch, and therefore DAC811, is selected by the address decoder and strobed by \overline{WR} .




FIGURE 13. Interfacing Multiple DAC811s to an 8-Bit Bus.





DAC7541A

Low Cost 12-Bit CMOS Four-Quadrant Multiplying DIGITAL-TO-ANALOG CONVERTER

FEATURES


- FULL FOUR-OUADRANT MULTIPLICATION
- 12-BIT END-POINT LINEARITY
- DIFFERENTIAL LINEARITY ±1/2LSB MAX OVER TEMPERATURE (K/B/T GRADES)
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- TTL-/CMOS-COMPATIBLE
- SINGLE +5V TO +15V SUPPLY
- LATCH-UP RESISTANT
- 7521/7541/7541A REPLACEMENT
- PACKAGES: HERMETIC DIP, PLASTIC DIP, PLASTIC SOIC
- LOW COST

DESCRIPTION

The Burr-Brown DAC7541A is a low cost 12-bit, four-quadrant multiplying digital-to-analog converter. Laser-trimmed thin-film resistors on a monolithic CMOS circuit provide true 12-bit integral and differential linearity over the full specified temperature ranges.

The DAC7541A is a direct, improved pin-for-pin replacement for 7521, 7541, and 7541A industry standard parts. In addition to standard 18-pin plastic and hermetic ceramic packages, the DAC7541A is also available in a surface-mount plastic 18-pin SOIC.

FUNCTIONAL DIAGRAM



International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At ± 25 °C, $\pm V_{DD} = \pm 12$ V or ± 15 V, $V_{REF} = \pm 10$ V, $V_{PIN 1} = V_{PIN 2} = 0$ V unless otherwise specified.

MODEL			DAC7541A				
PARAMETER	GRADE T _A = +25°C		$T_A = T_{MIN}, T_{MAX}^{(1)}$	UNITS	TEST CONDITIONS/COMMENTS		
ACCURACY				100000000000000000000000000000000000000			
Resolution	All	12	12	Bits			
Relative Accuracy	J. A. S	±1	±1	LSB max	$\pm 1LSB = \pm 0.024\%$ of FSR.		
	K, B, T	±1/2	±1/2	LSB max	$\pm 1/2$ LSB = $\pm 0.012\%$ of FSR.		
Differential Non-linearity	J, A, S	±1	±1	LSB max	All grades guaranteed monotonic to		
	K, B, T	±1/2	±1/2	LSB max	12 bits, T _{MIN} to T _{MAX} .		
Gain Error	J, A, S	±6	±8	LSB max	Measured using internal RFB and includes		
	K, B, T	±1	±3	LSB max	effect of leakage current and gain T.C.		
					Gain error can be trimmed to zero.		
Gain Temperature Coefficient							
(ΔGain/ΔTemperature)	All	A 14	5	ppm/°C max	Typical value is 2ppm/°C.		
Output Leakage Current: Out, (Pin 1)	J. K	±5	±10	nA max	All digital inputs = 0V.		
	A, B	±5	±10	nA max			
	S, T	±5	±200	nA max			
Out ₂ (Pin 2)	J. K	±5	±10	nA max	All digital inputs = V _{DD} .		
	A, B	±5	±10	nA max			
	S, T	±5	±200	nA max			
REFERENCE INPUT							
Voltage (Pin 17 to GND)	All	-10/+10	-10/+10	V min/max			
Input Resistance (Pin 17 to GND)	All	7-18	7-18	kΩ min/max	Typical input resistance = 11kΩ.		
					Typical input resistance temperature		
			- T		coefficient is -50ppm/°C.		
DIGITAL INPUTS	. '						
V _{IH} (Input High Voltage)	All	2.4	2.4	V min			
V _{IL} (Input Low Voltage)	All	0.8	0.8	V max			
I _{IN} (Input Current)	All	±1	±1	μA max	Logic inputs are MOS gates.		
		-			I _{IN} typ (25°C) = 1nA.		
C _{IN} (Input Capacitance) ⁽²⁾	All	8	8	pF max	$V_{IN} = 0V$		
POWER SUPPLY REJECTION							
ΔGain/ΔV _{DD}	All	±0.01	±0.02	% per % max	$V_{DD} = +11.4V \text{ to } +16V$		
POWER SUPPLY							
V _{DD} Range	All	+5 to +16	+5 to +16	V min to	Accuracy is not guaranteed over this range.		
				V max			
I _{DD}	All	2	2	mA max	All digital inputs V _{IL} or V _{IH} .		
		100	500	μA max	All digital inputs 0V or Vpp.		


AC PERFORMANCE CHARACTERISTICS


These characteristics are included for design guidance only and are not production tested. $V_{DD}=+15V$, $V_{REF}=+10V$ except where stated, $V_{PIN~1}=V_{PIN~2}=0V$, output amp is OPA606 except where stated.


PROPAGATION DELAY (from Digital Input change to 90% of Final Analog Output)	All	100		ns typ	Out ₁ Load = 100 Ω , C _{EXT} = 13pF. Digital Inputs = 0V to V _{DD} or V _{DD} to 0V.
DIGITAL-TO-ANALOG GLITCH IMPULSE	All	1000	_	nV-s typ	V _{REF} = 0V, all digital inputs 0V to V _{DD} or V _{DD} to 0V. Measured using OPA606 as output amplifier.
MULTIPLYING FEEDTHROUGH ERROR (V _{REF} to Out ₁)	All	1.0	-	mVp~p max	$V_{REF} = \pm 10V$, 10kHz sine wave.
OUTPUT CURRENT SETTLING TIME	All	0.6 1.0	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	μs typ μs max	To 0.01% of Full Scale Range. Out, load = 100Ω, C _{EXT} = 13pF. Digital inputs: 0V to V _{DD} or V _{DD} to 0V.
OUTPUT CAPACITANCE Couτ 1 (Pin 1) Couτ 2 (Pin 2) Couτ 1 (Pin 1) Couτ 2 (Pin 1)	All All All	100 60 70 100	100 60 70 100	pF max pF max pF max pF max	Digital Inputs = V _{IH} Digital Inputs = V _{IH} Digital Inputs = V _{IL} Digital Inputs = V _{IL}

NOTES: (1) Temperature ranges are: 0 to +70°C for JP, KP, JU and KU versions; -25°C to +85°C for AH, BH versions; -55°C to +125°C for SH, TH versions. (2) Guaranteed by design but not production tested.

MECHANICAL







ABSOLUTE MAXIMUM RATINGS*

V _{DD} (pin 16) to Ground V _{REF} (pin 17) to Ground V _{RPB} (pin 18) to Ground Digital Input Voltage (pins 4–15) to Ground V _{PIN 1} , V _{PIN 2} to Ground	±25V ±25V -0.4V, V _{DD}
Power Dissipation (any package):	
To +75°C	450mW
Derates above +75°C	-6mW/°C
Lead Temperature (soldering, 10s) Storage Temperature: Ceramic Package Plastic Package	+150°C

^{*}Stresses above those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONNECTIONS

lour 1 1 1 0 1 2 2 Ground 3 Bit 1 (MSB) 4	18 R _{FEEDBACK} 17 V _{REFERENCE} 16 +V _{DD} 18-Pin Plastic DIP 15 Bit 12 (LSB) (P Suffix)
Bit 1 (MSB) 4	15 Bit 12 (LSB) (P Suffix)
Bit 2 5 Bit 3 6	14 Bit 11 18-Pin Hermetic Ceramic DIP
Bit 4 7 Bit 5 8 Bit 6 9	12 Bit 9 18-Pin Plastic SOIC 11 Bit 8 (U Sufflx) 10 Bit 7
Bit o [o	BILT

CAUTION

The DAC7541A is an ESD (electrostatic discharge) sensitive device. The digital control inputs have a special FET structure, which turns on when the input exceeds the supply by 18V, to minimize ESD damage. However,

permanent damage may occur on unconnected devices subject to high energy electrostatic fields. When not in use, devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

ENVIRONMENTAL SCREENING (QM SCREENING)

Burr-Brown / QM models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. All of the DAC7541xH grades are available with /QM screening.

/QM Screening (hermetic packages only)


Screen	MIL-STD-883 Method, Condition	Comments
Internal Visual	2010, B	
High Temperature Storage	1008, C	150°C, 24hrs
Temperature Cycle	1010, C	-65 to +150°C, 10 cycles
Burn-in	1015, B	+125°C
Constant Acceleration	2001, E	30,000G
Hermeticity: Fine Leak Gross Leak	1014, A1 or A2 1014, C	5 × 10 ⁻⁸ atm cc/s 60psig, 2hrs
External Visual	2009	

ORDERING INFORMATION


Model	Relative Accuracy (LSB)	Gain Error (LSB)	Package	Temperature Range (°C)
DAC7541AJP	±1	±6	Plastic DIP	0 to +70
DAC7541AKP	±1/2	±1	Plastic DIP	0 to +70
DAC7541AJU	±1	±6	Plastic SOIC	0 to +70
DAC7541AKU	±1/2	±1	Plastic SOIC	0 to +70
DAC7541AAH	±1	±6	Hermetic DIP	-25 to +85
DAC7541ABH	±1/2	±1	Hermetic DIP	-25 to +85
DAC7541ASH	±1	±6	Hermetic DIP	-55 to +125
DAC7541ATH	±1/2	±1	Hermetic DIP	-55 to +125

TYPICAL PERFORMANCE CURVES


TA = +25°C, VDD = +15V unless otherwise noted








FEEDTHROUGH ERROR VS FREQUENCY



SUPPLY CURRENT VS SUPPLY VOLTAGE



DISCUSSION OF SPECIFICATIONS

Relative Accuracy

This term (also known as linearity) describes the transfer function of analog output to digital input code. The linearity error describes the deviation from a straight line between zero and full scale.

Differential Nonlinearity

Differential Nonlinearity is the deviation from an ideal ILSB change in the output, from one adjacent output state to the next. A differential nonlinearity specification of $\pm 1.0 LSB$ guarantees monotonicity.

Gain Error

Gain error is the difference in measure of full-scale output versus the ideal DAC output. The ideal output for the DAC7541A is $-(4095/4096) \times (V_{REF})$. Gain error may be adjusted to zero using external trims.

Output Leakage Current

The measure of current which appears at Out₁ with the DAC loaded with all zeros, or at Out₂ with the DAC loaded to all ones.

Multiplying Feedthrough Error

This is the AC error output due to capacitive feedthrough from $V_{\text{REFERENCE}}$ to Out_1 with the DAC loaded to all zeros. This test is performed at 10kHz.

Output Current Settling Time

This is the time required for the output to settle to a tolerance of ± 0.5 LSB of final value from a change in code of all zeros to all ones, or all ones to all zeros.

Propagation Delay

This is the measure of the delay of the internal circuitry and is measured as the time from a digital code change to the point at which the output reaches 90% of final value.

Digital-to-Analog Glitch Impulse

This is the measure of the area of the glitch energy measured in nV-seconds. Key contributions to glitch energy are digital word-bit timing differences, internal circuitry timing differences, and charge injected from digital logic.

The measurement is performed with $V_{REFERENCE} =$ Ground, an OPA606 as the output op amp, and C_1 (phase compensation) = 0pF.

Monotonicity

Monotonicity assures that the analog output will increase or stay the same for increasing digital input codes. The DAC7541A is guaranteed monotonic to 12 bits.

Power Supply Rejection

Power supply rejection is the measure of the sensitivity of the output (full scale) to a change in the power supply voltage.

CIRCUIT DESCRIPTION

The DAC7541A is a 12-bit multiplying D/A converter consisting of a highly stable thin-film R-2R ladder network and 12 pairs of current steering switches on a monolithic chip. Most applications require the addition of a voltage or current reference and an output operational amplifer.

A simplified circuit of the DAC7541A is shown in Figure 1. The R-2R inverted ladder binarily divides the input currents that are switched between $I_{OUT\,1}$ and $I_{OUT\,2}$ bus lines. This switching allows a constant current to be maintained in each ladder leg independent of the input code.

The input resistance at $V_{REFERENCE}$ (Figure 1) is always equal to R_{LDR} (R_{LDR} is the R/2R ladder characteristic resistance and is equal to value "R"). Since R_{IN} at the $V_{REFERENCE}$ pin is constant, the reference terminal can be driven by a reference voltage or a reference current, AC or DC, of positive or negative polarity.




FIGURE 1. Simplified DAC Circuit.

EQUIVALENT CIRCUIT ANALYSIS

Figures 2 and 3 show the equivalent circuits for all digital inputs low and high respectively. The reference current is switched to $I_{OUT\ 2}$ when all inputs are low and $I_{OUT\ 1}$ when inputs are high. The $I_{LEAKAGE}$ current source is the combination of surface and junction leakages to the substrate; the 1/4096 current source represents the constant one-bit current drain through the ladder termi-

nating resistor. The output capacitance is dependent upon the digital input code, and is therefore modulated between the low and high values.




FIGURE 2. DAC7541A Equivalent Circuit (All Inputs Low).




FIGURE 3. DAC7541A Equivalent Circuit (All Inputs High).

DYNAMIC PERFORMANCE

Output Impedance

The output resistance, as in the case of the output capacitance, is also modulated by the digital input code. The resistance looking back into the Iout 1 terminal may be anywhere between $10k\Omega$ (the feedback resistor alone when all digital inputs are low) and $7.5k\Omega$ (the feedback resistor in parallel with approximately $30k\Omega$ of the R-2R ladder network resistance when any single bit logic is high). The static accuracy and dynamic performance will be affected by this modulation. The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the DAC7541A. The use of a compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifier's feedback resistor to provide the necessary phase compensation to critically dampen the output. See Figures 4 and 6.

APPLICATIONS

OP AMP CONSIDERATIONS

The input bias current of the op amp flows through the feedback resistor, creating an error voltage at the output of the op amp. This will show up as an offset through all

codes of the transfer characteristics. A low bias current op amp such as the OPA606 is recommended.

Low offset voltage and V_{OS} drift are also important. The output impedance of the DAC is modulated with the digital code. This impedance change (approximately $10k\Omega$ to $30k\Omega$) is a change in closed-loop gain to the op amp. The result is that V_{OS} will be multiplied by a factor of one to two depending on the code. This shows up as a linearity error. Offset can be adjusted out using Figure 4. Gain may be adjusted using Figure 5.




FIGURE 4. Basic Connection With Op Amp Vos Adjust: Unipolar (two-quadrant) Multiplying Configuration.




FIGURE 5. Basic Connection with Gain Adjust (allows adjustment up or down).

UNIPOLAR BINARY OPERATION (TWO-QUADRANT MULTIPLICATION)

Figure 4 shows the analog circuit connections required for unipolar binary (two-quadrant multiplication) operation. With a DC reference voltage or current (positive or negative polarity) applied at pin 17, the circuit is a

unipolar D/A converter. With an AC reference voltage or current, the circuit provides two-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table I.

 C_1 phase compensation (10 to 25pF) in Figure 4 may be required for stability when using high speed amplifiers. C_1 is used to cancel the pole formed by the DAC internal feedback resistance and output capacitance at Out_1 .

TABLE I. Unipolar Codes.

Binary Input	Analog Output
MSB LSB	
1111 1111 1111	-V _{REF} (4095/4096)
1000 0000 0000	-V _{REF} (2048/4096)
0000 0000 0001	-V _{REF} (1/4096)
0000 0000 0000	0 Volts

 R_1 in Figure 5 provides full scale trim capability—load the DAC register to 1111 1111 1111, adjust R_1 for $V_{OUT} = -V_{REF}$ (4095/4096). Alternatively, full scale can be ajdusted by omitting R_1 and R_2 and trimming the reference voltage magnitude.

BIPOLAR FOUR-QUADRANT OPERATION

Figure 6 shows the connections for bipolar four-quadrant operation. Offset can be adjusted with the A_1 to A_2 summing resistor, with the input code set to 1000 0000 0000. Gain may be adjusted by varying the feedback resistor of A_2 . The input/output relationship is shown in Table II.




FIGURE 6. Bipolar Four-Quadrant Multiplier.

TABLE II. Bipolar Codes.

Binary Input	Analog Output
MSB LSB	
1111 1111 1111	+V _{REF} (2047/2048)
1000 0000 0000	0 Volts
0111 1111 1111	-V _{REF} (1/2048)
0000 0000 0000	-V _{REF} (2048/2048)

DIGITALLY CONTROLLED GAIN BLOCK

The 7541A may be used in a digitally controlled gain block as shown in Figure 7. This circuit gives a range of gain from one (all bits = one) to 4096 (LSB = one). The transfer function is:

$$V_{\text{OUT}} = \frac{-V_{\text{IN}}}{\left(\frac{B_1}{2} + \frac{B_2}{4} + \frac{B_3}{8} + \cdots + \frac{B_{12}}{4096}\right)}$$

All bits off is an illegal state, as division by zero is impossible (no op amp feedback). Also, errors increase as gain increases, and errors are minimized at major carries (only one bit on at a time).




FIGURE 7. Digitally Programmable Gain Block.



DAC7545

ADVANCE INFORMATION Subject to Change

Low-Cost 12-Bit CMOS Buffered Multiplying DIGITAL-TO-ANALOG CONVERTER

FEATURES

- FOUR-QUADRANT MULTIPLICATION
- LOW GAIN TC: 2PPM/°C typ
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- SINGLE 5V TO 15V SUPPLY
- TTL/CMOS LOGIC COMPATIBLE

- VERY LOW OUTPUT LEAKAGE: 10nA max
- VERY LOW OUTPUT CAPACITANCE: 70pF max
- VERY LOW GLITCH ENERGY: 250nV-s typ
- PROTECTION SCHOTTKY NOT REQUIRED
- DIRECT REPLACEMENT FOR AD7545, PM7545A


DESCRIPTION

The DAC7545 is a low-cost CMOS, 12-bit four-quadrant multiplying, digital-to-analog converter with input data latches. The input data is loaded into the DAC as a 12-bit data word. The data flows through to the DAC when both the chip select (\overline{CS}) and the write (\overline{WR}) pins are at a logic low.

Laser-trimmmed thin-film resistors and excellent CMOS current switches provide true 12-bit integral and differential linearity. The device operates on a

single +5V to +15V supply and is available in 20-pin side-brazed DIP, 20-pin plastic DIP or a 20-lead plastic SOIC package. Devices are specified over the commercial, industrial, and military temperature ranges and are available with additional reliability screening.

The DAC7545 is well suited for battery or other low power applications because the power dissipation is less than 0.5mW when used with CMOS logic inputs and $V_{DD} = 5$ V.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS


ELECTRICAL

V_{REF} = +10V, V_{OUT 1} = 0V, ACOM = DCOM unless otherwise specified.

MODEL		DAC7545					
		V _{DO} = +5V		V _{DO} = +15V		UNITS	
PARAMETER	GRADE	T _A = +25°C	T _{MIN} -T _{MAX} (1)	T _A = +25°C	T _{MIN} -T _{MAX} (1)	(max)	TEST CONDITIONS/COMMENTS
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	
Relative Accuracy	J. A. S	±2	±2	±2	±2	LSB	
	К. В. Т	±1	±1	±1	±1	LSB	
	L, C, U	±1/2	±1/2	±1/2	±1/2	LSB	
	GL, GC, GU	±1/2	±1/2	±1/2	±1/2	LSB	
Differential Mantinessia.		±4	±4	±4	±4	LSB	10-bit monotonic, T _{MIN} to T _{MAX} .
Differential Nonlinearity	J, A, S						
	K, B, T	±1	±1	, ±1	±1	LSB	12-bit monotonic, T _{MIN} to T _{MAX} .
	L, C, U	±1	±1	±1	±1	LSB	12-bit monotonic, T _{MIN} to T _{MAX} .
	GL, GC, GU	±1	±1	±1	±1	LSB	12-bit monotonic, T _{MIN} to T _{MAX} .
Gain Error (with internal R _{FB}) ⁽²⁾	J, A, S	±20	±20	±25	±25	LSB	D/A register loaded with FFF _H .
	K, B, T	±10	±10	±15	±15	LSB	Gain error is adjustable using the
	L, C, U	±5	±6	±10	±10	LSB	circuits in Figures 4 and 5. Typica
	GL, GC, GU	±1	±2	±6	±7	LSB	value is 2ppm/°C for V _{DD} = +5V.
O-1- T O441-14(3)	GL, GC, GC		12	10	1	LSB	(value is appliff C tot VDD = +3V.
Gain Temperature Coefficient(3)							
(ΔGain/ΔTemperature)	All	±5	±5	±10	±10	ppm/°C	
DC Supply Rejection (3)							
(ΔGain/ΔV _{DD})	All	0.015	0.03	0.01	0.02	%/%	$\Delta V_{DD} = \pm 5\%$.
Output Leakage Current at Out 1	J, K, L, GL	±10	50	10	50	nA	$DB_0-DB_{11} = 0V; \overline{WR}, \overline{CS} = 0V.$
3	A, B, C, GC	±10	50	10	50	nA	
	S, T, U, GU	±10	200	10	200	nA	
	0, 1, 0, 00						
DYNAMIC PERFORMANCE							
Current Settling Time(3)	All	2	2	2	2	μs	To 1/2LSB. Out ₁ load = 100Ω .
		1		į ·			DAC output measured from falling
							edge of WR. CS = 0V.
Propagation Delay(3) (from							
digital input change to 90% of		1				1	
				250	I		0 1 1 1 1000 0 10 5(4)
final analog output)	All	300		250		ns	Out ₁ load = 100Ω . $C_{EXT} = 13pF^{(4)}$.
Glitch Energy	All	400		250		nV-s ⁽⁵⁾	V _{REF} = ACOM.
AC Feedthrough at lout 1 (6)	All	5	. 5	5	5	mVp-p ⁽⁵⁾	$V_{REF} = \pm 10V$, 10kHz sine wave.
REFERENCE INPUT						1	
	All	7	7	7	7	kΩ ⁽⁷⁾	Input resistance TC = 300ppm/°C(5)
Input Resistance (pin 19 to ACOM)	All						imput resistance TC = 300ppm/ C
		25	25	25	25	kΩ	
AC OUTPUTS							
Output Capacitance(3): Cout 1	All	70	70	70	70	pF	$DB_0-DB_{11}=0V; \overline{WR}, \overline{CS}=0V.$
	All	200	200	200	200	pF	$DB_0 - DB_{11} = V_{DD}$; \overline{WR} , $\overline{CS} = 0V$.
Соит 2	All	200	200	200	200	pr	$DB_0 - DB_{11} = V_{DD}$, VVR , $CS = UV$.
DIGITAL INPUTS	1						
V _{IH} (Input High Voltage)	All	2.4	2.4	13.5	13.5	V ⁽⁷⁾	
V _{IL} (Input Low Voltage)	All	0.8	0.8	1.5	1.5	V	
I _{IN} (Input Current) ⁽⁸⁾	All	±1	±10	±1	±10		V _{IN} = 0 or V _{DD} .
						μΑ	
Input Capacitance(3): DBo-DB11	All	5	5	5	5	pF	$V_{IN} = 0V.$
WR. CS	All	20	20	20	20	pF	$V_{IN} = 0V$.
SWITCHING					-		
CHARACTERISTICS(9)	1						
Chip Select to Write Setup Time	All	280	380	180	200	ns ⁽⁷⁾	See Figure 1.
•	All All					ns ⁽⁵⁾	See Figure 1.
tcs		200	270	120	150	ns	
Chip Select to Write Hold Time, tch	All	0	0	0	0	ns ⁽⁷⁾	The state of the s
Write Pulse Width, twn	All	250	400	160	240	ns ⁽⁷⁾	$t_{CS} \ge t_{WR}, t_{CH} \ge 0.$
		175	280	100	170	ns ⁽⁵⁾	
Data Setup Time, tos	All	140	210	90	120	ns ₍₇₎	
· · · · · · · · · · · · · · · · · · ·		100	150	60	80	ns ⁽⁵⁾	
Data Hold Time, tpH	All	10	10	10	10	ns ⁽⁷⁾	
	 					 	
POWER SUPPLY, IDD	All	2	2	2	2	mA	All digital inputs V _{IL} or V _{IH} .
	All	100	500	100	100	μΑ	All digital inputs 0V or V _{DD} .
	All	10	10	10	10	μA ⁽⁵⁾	All digital inputs 0V or VDD.

NOTES: (1) Temperature ranges—JP, KP, LP, GLP: 0°C to 70°C. AH, BH, CH, GCH: -25°C to +85°C. SH, TH, UH, GUH: -55°C to +125°C. (2) This includes the effect of 5ppm max gain TC. (3) Guaranteed but not tested. (4) DB₀-DB₁₁ = 0V to V_{DD} or V_{DD} to 0V. (5) Typical. (6) Feedthrough can be further reduced by connecting the metal lid on the ceramic package (suffix H) to DCOM. (7) Minimum. (8) Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA. (9) Sample tested at +25°C to ensure compliance.

MECHANICAL





25.65

7.75


3.56

2.67





PIN DESIGNATIONS




ABSOLUTE MAXIMUM RATINGS*

$T_A = +25$ °C unless otherwise noted.
V _{DD} to DCOM0.3V, +17
Digital Input to DCOM
V _{RFB} , V _{REF} , to DCOM
V _{PIN 1} to DCOM0.3V, V _{DD}
ACOM to DCOM0.3V, V _{DD}
Power Dissipation: Any Package to +75°C 450mW
Derates above +75°C by 6mW/°C
Operating Temperature:
Commercial—JP, KP, LP, GLP 0°C to +70°C
Industrial—AH, BH, CH, GCH25°C to +85°C
Military—SH, TH, UH, GUH55°C to +125°C
Storage Temperature65°C to +150°C
Lead Temperature (soldering, 10s) +300°C
*NOTE: Stresses above those listed above may cause

*NOTE: Stresses above those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

WRITE CYCLE TIMING DIAGRAM



ENVIRONMENTAL SCREENING (QM SCREENING)

Burr-Brown /QM models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified.

	MIL-STD-883		
Screen	Method	Condition	Comments
Internal Visual	2010	В	
High Temperature Storage	1008	С	+150°C, 24hrs
Temperature Cycle	1010	С	-65 to +150°C, 10 Cycles
Burn-In	1015	В	+125°C, Figure 1
Constant Acceleration	2001	E	30,000G
Hermeticity: Fine Leak Gross Leak	1014 1014	A1 or A2 C	5 × 10 ⁻⁸ atm cc/s 60psig, 2hrs
External Visual	2009		

DISCUSSION OF SPECIFICATIONS

Relative Accuracy

This term (also known as linearity) describes the transfer function of analog output to digital input code. The linearity error describes the deviation from a straight line from zero to full scale (zero- and full-scale adjusted).

Differential Nonlinearity

Differential nonlinearity is the deviation from an ideal 1LSB change in the output, for adjacent input code changes. A differential nonlinearity specification of ± 1.0 LSB guarantees monotonicity.

Gain Error

Gain error is the difference in measure of full-scale output versus the ideal DAC output. The ideal output for the DAC7545 is -(4095/4096) (V_{REF}). Gain error may be adjusted to zero using external trims as shown in the applications section.

Output Leakage Current

The measure of current which appears at OUT 1 with the DAC loaded with all zeros.

Multiplying Feedthrough Error

This is the AC error output due to capacitive feedthrough from V_{REF} to OUT 1 with the DAC loaded to all zeros. This test is performed at 10kHz.

Output Current Settling Time

This is the time required for the output to settle to a tolerance of ± 0.5 LSB of final value from a change in code of all zeros to all ones, or all ones to all zeros.

Propagation Delay

This is the measure of the delay of the internal circuitry and is measured as the time from a digital code change to the point at which the output reaches 90% of final value.

Digital-To-Analog Glitch Impulse

This is the measure of the area of the glitch energy measured in nanovolt-seconds. Key contributions to glitch energy are internal circuitry timing differences and charge injected from digital logic. The measurement is performed with $V_{\rm REF} = GND$ and an OPA600 as the output op amp and C_1 (phase compensation) = 0pF.

Monotonicity

Monotonicity assures that the analog output will increase or stay the same for increasing digital input codes. The DAC7545 is guaranteed monotonic to 12-bit accuracy, except the J, A, S grades are specified to be 10-bit monotonic.

Power Supply Rejection

Power supply rejection is the measure of the sensitivity of the output (full scale) to a change in the power supply voltage.




FIGURE 1. Burn-In Circuit.

Propogation Delay

This is the measure of the time that is required for the analog output to reach 90% of its final value for a change in digital input code.

CIRCUIT DESCRIPTION

Figure 2 shows a simplified schematic of the digital-to-analog converter portion of the DAC7545. The current from the V_{REF} pin is switched from $I_{OUT\ 1}$ to AGND by the FET switch. This circuit architecture keeps the resistance at the reference pin constant and equal to R_{LDR} , so the reference could be provided by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to $\pm 20V$ even with $V_{DD}=5V$. The R_{LDR} is equal to "R" and is typically $11k\Omega$. The output capacitance of the DAC7545 is code dependent and varies from a minimum value (70pF) at code 000_{H} to a maximum (200pF) at code FFFH.




FIGURE 2. Simplified DAC Circuit of the DAC 7545.

The input buffers are CMOS inverters, designed so that when the DAC7545 is operated from a 5V supply ($V_{\rm DD}$), the logic threshold is TTL-compatible. Being simple CMOS inverters, there is a range of operation where the inverters operate in the linear region and thus draw more supply current than normal. Minimizing this transition time and insuring that the digital inputs are operated as close to the rails as possible will minimize the supply drain current.

APPLICATIONS

Figure 3 shows the DAC7545 connected for unipolar operation. The high-grade DAC7545 is specified for a ILSB gain error, so gain adjust is typically not needed. However, the resistors shown are for adjusting full-scale errors. The value of R_1 should be minimized to reduce the effects of mismatching temperature coefficients between the internal and external resistors. A range of adjustment of 1.5 times the desired range will be adequate. For example, for a DAC7545JP, the gain error is specified to be ± 25 LSB. A range of adjustment of

 $\pm 37LSB$ will be adequate. The equation below results in a value of 458Ω for the potentiometer (use 500Ω).

$$R_1 = \frac{R_{LADDER}}{4096}$$
 (3 × Gain Error)




FIGURE 3. Unipolar Binary Operation.

The addition of R_1 will cause a negative gain error. To compensate for this error, R_2 must be added. The value of R_2 should be one-third the value of R_1 .

The capacitor across the feedback resistor is used to compensate for the phase shift due to stray capacitances of the circuit board, the DAC output capacitance, and op amp input capacitance. Eliminating this capacitor will result in excessive ringing and an increase in glitch energy. This capacitor should be as small as possible to minimize settling time.

The circuit of Figure 3 may be used with input voltages up to ± 20 V as long as the output amplifier is biased to handle the excursions. Table I represents the analog output for four codes into the DAC for Figure 3.

TABLE I. Unipolar Codes.

Binary Code	Analog Output
MSB LSB 1111 1111 1111 1000 0000 0000 0000 0000 0001 0000 0000 0000	-V _{IN} (4095/4096) -V _{IN} (2048/4096) = 1/2V _{IN} -V _{IN} (1/4096) 0 Volts

Figure 4 shows the connections for bipolar four-quadrant operation. Offset can be adjusted with the A_1 to A_2 summing resistor, with the input code set to 1000 0000 0000. Gain may be adjusted by varying the feedback




FIGURE 4. Bipolar Four-Quadrant Multiplier.

resistor of A_2 . The input/output relationship is shown in Table II.

TABLE II. Bipolar Codes.

Binary Code	Analog Output
MSB LSB	
1111 1111 1111	+V _{REF} (2047/2048)
1000 0000 0000	0 Volts
0111 1111 1111	-V _{REF} (1/2048)
0000 0000 0000	-V _{REF} (2048/2048)

Figure 5 shows a hook-up for a digitally-controlled gain block. The feedback for the op amp is made up of the FET switch and the R-2R ladder. The input resistor to the gain block is the R_{FB} of the DAC7545. Since the FET switch is in the feedback loop, a "zero code" into the DAC will result in the op amp having no feedback, and a saturated op amp output.




FIGURE 5. Digitally-Controlled Gain Block.

APPLICATIONS HINTS

CMOS DACS such as the DAC7545 exhibit a code-dependent output resistance. This resistance and the $V_{\rm OS}$ of the op amp cause error currents to flow that look like linearity and superposition errors. To minimize these errors, an op amp with a $V_{\rm OS}$ of less than 0.1LSB should be selected. Also, the op amp should have a gain that is sufficient to keep $V_{\rm OS}$ below 0.1LSB for the desired swing and load at the op amp output.

As with all analog circuits, the care in designing the ground system is critical to system accuracy. Static (DC) errors should be held to less than 0.1LSB for any point in the analog ground path. Holy point sensing is encouraged, so that all analog circuits are referenced to the same potential.

THIS PAGE INTENTIONALLY LEFT BLANK



DAC8012

ADVANCE INFORMATION Subject to Change

Low Cost 12-Bit CMOS Latched-Readback Multiplying DIGITAL-TO-ANALOG CONVERTER

FEATURES

- DATA READBACK CAPABILITY
- FOUR-QUADRANT MULTIPLICATION
- LOW-GAIN TC: 2PPM/°C typ
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- SINGLE 5V TO 15V SUPPLY
- VERY LOW OUTPUT LEAKAGE (10nA max)
- VERY LOW OUTPUT CAPACITANCE (70pF max)
- VERY LOW GLITCH ENERGY (400nVs max)
- PROTECTION SCHOTTKY NOT REQUIRED
- DIRECT REPLACEMENT FOR PMI DAC8012


DESCRIPTION

The DAC8012 is a low-cost CMOS, 12-bit, four-quadrant multiplying, digital-to-analog converter with input data latches and readback capabilities. The input data is loaded into the DAC as a 12-bit

data word. The data is loaded into the DAC from the bus when both the data strobe (\overline{DS}) and the read/write (RD/\overline{WR}) pins are held low. Data may be read back from the DAC by holding \overline{DS} low and (RD/\overline{WR}) high. This readback feature enables the user to monitor the state of multiple DACs on a single bi-directional bus.

Laser-trimmed thin-film resistors and excellent CMOS current switches provide true 12-bit integral and differential linearity. The device operates on a single +5V to +15V supply and is available in 20-pin side-brazed DIP, 20-pin plastic DIP or a 20-lead plastic SOIC package. Devices are specified over the commercial, industrial, and military temperature ranges and are available with additional reliability screening.

The DAC8012 is well suited for battery or other low-power applications because the power dissipation is less than 0.5mW when used with CMOS logic inputs and $V_{\rm DD} = 5V$.



International Airport Industrial Park - P.O. Box 11400 - Tucson. Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 $V_{REF} = +10V$, $V_{OUT 1} = 0V$, AGND = DGND = 0V unless otherwise noted.


되었다. 그렇게 하는 일하는 하네요?	DAC8012B, K,				C8012A, J,	8012A, J, S ⁽¹⁾		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
	$V_{DD} = +5V \text{ or } +15V$							
STATIC ACCURACY								
Resolution		12			12			Bits
Relative Accuracy	T _A = Full temperature range			±1/2			±1	LSB
Differential Nonlinearity ⁽²⁾	T _A = Full temperature range			±1	Andrew St.		±1	LSB
Gain Error ⁽³⁾⁽⁴⁾	T _A = +25°C			±1			±3	LSB
2 T	T _A = Full temperature Range			±2			±4	LSB
Gain Temperature Coefficient △Gain/△Temperature ⁽⁵⁾⁽⁶⁾				±5			±5	ppm/°
DC Supply Rejection	$T_A = +25$ °C ($\Delta V_{DD} = \pm 5$ %)			0.002			0.002	%/%
$\Delta Gain/\Delta V_{DD}^{(5)}$	T _A = Full temperature range			0.002			0.002	1 /4 /
	$(\Delta V_{DD} = \pm 5\%)$			0.004			0.004	%/%
Output Leakage Current at OUT 1	$T_A = +25^{\circ}C$, $RD/\overline{WR} = \overline{DS} = 0V$,			1,000		1.75.6	ar [84] 图。	
	all digital inputs = 0V			10			10	nA
	T _A = Full temperature range				4.5			
	S, T versions			200			200	nA
	J, K, A, B versions			25			25	nA
DYNAMIC PERFORMANCE								
Propagation Delay ⁽⁵⁾⁽⁷⁾⁽⁸⁾	T _A = +25°C		[1] A S S S S S S S S S S S S S S S S S S	200			200	1 _
Current Settling Time(5)(8)	(OUT 1 Load = 100Ω, C _{EXT} = 13pF)			300			300	ns
Junear Serming Line	T _A = Full temperature range (to 1/2 LSB) l _{OUT 1} Load = 100Ω	Figure 199		1			1	μs
Glitch Energy (5), VREF = AGND	$T_A = +25^{\circ}C$			400			400	nVs
그렇게 하면 하루하는 하는 사람들이 하는 사람들이 살다.	T _A = Full temperature range			500	0.00	Parallel	500	nVs
AC Feedthrough at lout 1 (5)(11)	T _A = Full temperature range,	2 1 1 1 1						
	$V_{REF} = \pm 10V$, $f = 10kHz$			5		1	5	mVp-
REFERENCE INPUT								
Input Resistance								1
(Pin 19 to GND) ⁽¹²⁾	T _A = Full temperature range	7	11	15	7	11	15	kΩ
ANALOG OUTPUTS								
Output Capacitance ⁽⁵⁾	T _A = Full temperature range							1 1111
C _{OUT 2}	$DB0-DB11 = 0V, RD/\overline{WR} = \overline{DS} = 0V$			70			70	pF
Cout 1	$DB0-DB11 = V_{DD}, RD/\overline{WR} = \overline{DS} = 0V$		L	150	L	<u> </u>	150	pF
	V _{DD} = +5V							
DIGITAL INPUTS								
Input High Voltage	T _A = Full temperature range	2.4			2.4			V
nput Low Voltage	T _A = Full temperature range			0.8			0.8	V
Input Current ⁽⁹⁾	T _A = +25°C			1			1	μA
	T _A = Full temperature range			10 12			10	μΑ
Input Capacitance ⁽⁵⁾ : DB0-DB11 RD/WR, DS	T _A = Full temperature range T _A = Full temperature range			6		1	12	pF pF
DIGITAL OUTPUTS						<u> </u>	<u> </u>	+
Output High Voltage	$I_0 = 400\mu A$	4.0			4.0	1		l v
Output Low Voltage	I _O = -1.6mA			0.4	100		0.4	V
Three-State Output Leakage Current				10			10	μΑ
SWITCHING CHARACTERISTICS(10)	See timing diagram					100		1
Write to Data Stobe Setup Time	T _A = +25°C	0			0	1		ns
	T _A =Full temperature range	0			0			ns
Data Strobe to Write Hold Time	T _A = +25°C	0			0			ns
	T _A = Full temperature range	0		e A	0			ns
Read to Data Strobe Setup Time	T _A = +25°C	0			0			ns
<u> </u>	T _A = Full temperature range	0		1	0			ns
Data Strobe to Read Hold Time	T _A = +25°C	0			0			ns
Write Mode Data Strobe Width	$T_A = Full temperature range$ $T_A = +25$ °C	0 180			180		l · ·	ns ns
Write Mode Data Strobe Width	T _A = +25°C	250			250			ns
Read Mode Data Strobe Width	T _A = +25°C	220			220	1	I	ns
TOUG MOUS Data Ottobe Would	T _A = Full temperature range	290			290			ns
Data Setup Time	T _A = +25°C	210			210			ns
	T _A = Full temperature range	250	1		250		1	ns
Data Hold Time	T _A = +25°C	0			0			ns
Data Strake to Output Valid Time(13)	T _A = Full temperature range	0		300	0	1	300	ns
Data Strobe to Output Valid Time ⁽¹³⁾	T _A = +25°C			300 400	1		300 400	ns
Output Active Time from Deselection	T _A = Full temperature range T _A = +25°C			215	1	10000	215	ns
Output Active Time from Deselection	T _A = Full temperature range	1		375	1 -	1	375	ns
DOWED CLIPPLY	T _A = Full temperature range	<u> </u>	 	 	 	 	 	†
POWER SUPPLY	(all digital inputs V _{INL} or V _{INH})			2	1		2	mA
					1	1		1
Supply Current	T _A = Full temperature range			1		I	i	


ELECTRICAL CHARACTERISTICS (CONT)

		DA	DAC8012B, K, T ⁽¹⁾			DAC8012A, J, S ⁽¹⁾		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
	V _{DD} = +15V							
DIGITAL INPUTS								
Input High Voltage	T _A = Full temperature range	13.5	and the second		13.5			. v
Input Low Voltage	T _A = Full temperature range			1.5			1.5	v
Input Current ⁽⁹⁾	T _A = +25°C		l	1		1	1	μA
	T _A = Full temperature range			10	1	1	10	μA
Input Capacitance(5): DB0-DB11	T _A = Full temperature range	-	100	12		1	12	pF
RD/WR, DS	T _A = Full temperature range			10			10	pF
DIGITAL OUTPUTS		1			<u> </u>			
Output High Voltage	lo = 3mA	13.5			13.5	1		l v
Output Low Voltage	Io = -3mA	10.0		1.5	10.0	ĺ	1.5	ľ
Three-State Output Leakage Current	10 — — SIIIA			10		1	1.5	1 .
		 		10	<u> </u>	 	10	μA
SWITCHING CHARACTERISTICS 110)	See Timing Diagram							
Write to Data Strobe Setup Time	T _A = +25°C	0			0	1	100	ns
	T _A = Full temperature range	0			0	1	-	ns
Data Strobe to Write Hold Time	T _A = +25°C	0	ŀ	1	0	1		ns
	T _A = Full temperature range	0			0	1		ns
Read to Data Strobe Setup Time	$T_A = +25$ °C	0			0		i	ns
	$T_A = Full temperature range$	0			0	1	1 1 1	ns
Data Strobe to Read Hold Time	$T_A = +25^{\circ}C$	0		1	0	1		ns
	T _A = Full temperature range	0		1	0	1		ns
Write Mode Data Strobe Width	T _A = +25°C	100	i ·	1	100	1	1	ns
	T _A = Full temperature range	120			120	1		ns
Read Mode Data Strobe Width	T _A = +25°C	110	l .		110	İ		ns
	T _A = Full temperature range	150		1	150	1		ns
Data Setup Time	T _A = +25°C	90		1	90	1	1	ns
	T _A = Full temperature range	120			120			ns
Data Hold Time	T _A = +25°C	0			0	\		ns
Data Flord Fillie	T _A = Full temperature range	1 6		1	١٥			ns
Data Strobe to Output Valid Time	T _A = +25°C	"		180	"		180	
Data Strobe to Output valid Time	T _A = Full temperature range			220	1	1		ns
Output Active Time for Decelection	T _A = rull temperature range T _A = +25°C					1	220	ns
Output Active Time for Deselection				180		1	180	ns
	T _A = Full temperature range	1		250	ļ	ļ	250	ns
POWER SUPPLY		1						
Supply Current	T _A = Full temperature range	1		1 1	1	1 1 1	1	1
	(all digital inputs V _{INL} or V _{INH})		l	2	1	1	2	mA
	T _A = Full temperature range	1				1	1	
	(all digital inputs 0V or VDD)		10	100	1 -	10	100	μA

NOTES: (1) $T_A = -55^{\circ}\text{C}$ to +125°C for S, T grades. $T_A = -25^{\circ}\text{C}$ to +85°C for A, B grades. $T_A = 0^{\circ}\text{C}$ to +70°C for J, K grades. (2) 12-bit monotonic over full temperature range. (3) Includes the effects of 5ppm max gain T.C. (4) Using internal R_{FB} . DAC register loaded with 1111 1111. (5) **Guaranteed** but **not tested**. (6) Typical value is 2ppm/°C for $V_{DD} = +5V$. (7) From digital input change to 90% of final analog output. (8) All digital inputs = 0V to V_{DD} ; or V_{DD} to 0V. (9) Logic inputs are MOS gates, typical input current (at +25°C) is less than 1nA. (10) Sample tested at +25°C to ensure compliance. (11) Feedthrough can further be reduced by connecting the metal lid on the sidebraze package (Suffix H) to DGND. (12) Resistor T.C. = +100ppm/°C max. (13) $C_L = 1000\text{F}$.

MECHANICAL






NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	.980	1.020	24.89	25.91
В	.240	.280	6.10	7.11
С	-	.210	_	5.33
D	.014	.022	0.36	0.59
G	.100 E	BASIC	2.54 E	BASIC
н	.040	.060	1.02	1.52
J	.008	.015	0.20	0.38
К	.115	.150	2.92	3.81
L	.280	.300	7.11	7.62
М	0°	10°	0°	10°
N	.000	.020	0.00	0.51




NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	.502	.518	12.75	13.16
A ₁	.495	.518	12.57	13.16
В	.286	.302	7.26	7.67
В	.270	.285	6.86	7.24
O	.093	.108	2.36	2.74
٥	.015	.019	0.38	0.48
O	.050 E	ASIC	1.27 BASIC	
Н	.026	.034	0.66	0.86
_	.008	.012	0.20	0.30
L	.390	.422	9.91	10.72
M	0°	10°	0°	10°
N	.000	.012	0.00	0.30

PIN DESIGNATIONS




ABSOLUTE MAXIMUM RATINGS

(T _A = +25°C, unless otherwise noted.)
V _{DD} to DGND
Digital Input Voltage to DGND
AGND to DGND0.3V, V _{DD}
V _{RFB} , V _{REF} to DGND ±25V
V _{PIN 1} to DGND
Power Dissipation (any package) to +75°C 450mW
Derates Above +75°C by 6mW/°C
Operating Temperature Range
Military Grades
Industrial Grades25°C to +85°C
Commercial Grades 0°C to +70°C
Storage Temperature65°C to +150°C
Lead Temperature (soldering, 60s)+300°C
CAUTION

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.
- 2. Do not apply voltages higher than V_{DD} or less than GND potential on any terminal except V_{REF} .
- 3. The digital inputs are zener protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. Use proper antistatic handling procedures.
- 4. Remove power before inserting or removing units from their sockets.

TIMING DIAGRAM



ENVIRONMENTAL SCREENING (QM SCREENING)

Burr-Brown / QM models are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and procedures employed; it does not imply conformance to any other military standards or to any method of MIL-STD-883 other than those specified.

Screen	MIL-STD-883 Method, Condition	Comments
Internal Visual	2010, B	
High Temperature Storage	1008, C	150°C, 24hrs
Temperature Cycle	1010, C	-65°C to +150°C, 10 Cycles
Burn-In	1015, B	+125°C, Figure 1
Constant Acceleration	2001, E	30,000G
Hermeticity: Fine Leak	1014, A1 or A2	5 × 10 ⁻⁸ atm cc/s
Gross Leak	1014, C	60psig, 2hrs
External Visual	2009	

DISCUSSION OF SPECIFICATIONS

Relative Accuracy

This term (also known as linearity) describes the transfer function of analog output to digital input code. The linearity error describes the deviation from a straight line from zero to full scale (zero and full scale adjusted).

Differential Nonlinearity

Differential nonlinearity is the deviation from an ideal ILSB change in the output, for adjacent input code changes. A differential nonlinearity specification of ±1LSB guarantees monotonicity.

Gain Error

Gain error is the difference in measure of full-scale output versus the ideal DAC output. The ideal output for the DAC8012 is -(4095/4096) ($V_{\rm REF}$). Gain error may be adjusted to zero using external trims as shown in the applications section.

Output Leakage Current

The measure of current which appears at OUT₁ with the DAC loaded with all zeros.

Multiplying Feedthrough Error

This is the AC error output due to capacitive feedthrough from V_{REF} to OUT_1 with the DAC loaded to all zeros. This test is performed at 10kHz.

Output Current Settling Time

This is the time required for the output to settle a tolerance of $\pm 1/2$ LSB of final value from a change in code of all zeros to all ones, or all ones to all zeros.

Propagation Delay

This is the measure of the delay of the internal circuitry and is measured as the time from a digital code change to the point at which the output reaches 90% of final value.

Digital-To-Analog Glitch Impulse

This is the measure of the area of the glitch energy measured in nanovolt-seconds. Key contributions to glitch energy are internal circuitry timing differences and charge injected from digital logic. The measurement is performed with $V_{\rm REF} = {\rm GND}$.

Monotonicity

Monotonicity assures that the analog output will increase or stay the same for increasing digital input codes. The DAC8012 is guaranteed monotonic to 12-bit accuracy except the J, A, S grades are specified 10-bit monotonic.

Power Supply Rejection

Power supply rejection is the measure of the sensitivity of the output (full scale) to a change in the power supply voltage.

Propogation Delay

This is the measure of the time that is required for the analog output to reach 90% of its final value for a change in digital input code.




FIGURE 1. Burn-In Circuit.

CIRCUIT DESCRIPTION

DIGITAL-TO-ANALOG SECTION

Figure 2 shows a simplified schematic of the digital-to-analog portion of the DAC8012. The current from the $V_{\rm REF}$ pin is switched from $I_{\rm OUT\ l}$ to AGND by the FET switch for that bit. This circuit architecture keeps the resistance at the reference pin constant and equal to $R_{\rm LDR}$, so the reference could be provided by either a voltage or




FIGURE 2. Simplified Circuit of the DAC8012.

current, AC or DC, positive or negative polarity, and have a voltage range up to $\pm 20V$ even with $V_{DD}=5V$. The R_{LDR} is equal to "R" and is typically $11k\Omega$.

The output capacitance of the DAC8012 is code dependent and varies from a minimum value (70pF) at code 000_H to a maximum (200pF) at code FFF_H.

The input buffers are CMOS inverters, designed so that when the DAC8012 is operated from a 5V supply ($V_{\rm DD}$), the logic threshold is TTL compatible. Being simple CMOS inverters, there is a range of operation where the inverters operated in the linear region and thus draw more supply current than normal. Minimizing the tran-

sition time and insuring that the digital inputs are operated as close to the rails as possible will minimize the supply drain current.

DIGITAL SECTION

Figure 3 shows the basic current switch. Figure 4 shows the schematic of the input/output buffers. When the \overline{DS} and the RD/\overline{WR} are held low the latches are transparent and pass data from the data bus to the DAC. When the \overline{DS} is held low and the RD/\overline{WR} line is held high, the three-state buffer becomes active and the data at the DAC is presented to the digital input/output lines for data readback.




FIGURE 3. N-Channel Current Steering Switch.




FIGURE 4. Digital Input/Output Structure.

APPLICATIONS

Figure 5 shows the DAC8012 connected for unipolar operation. The high-grade DAC8012 is specified for a ILSB gain error, so gain adjust is typically not needed. However, the resistors shown are for adjusting full-scale errors. The value of R_1 should be minimized to reduce the effects of mismatching temperature coefficients




FIGURE 5. Unipolar Binary Operation.

between the internal and external resistors. A range of adjustment of 1.5 times the desired range will be adequate. For example, for a DAC8012JP, the gain error is specified to be $\pm 3 LSB$. A range of adjustment of $\pm 4.5 LSB$ will be adequate. The equation shows a minimum value of 33Ω for the pot.

$$R_1 = (R_{LADDER}/4096) \times (3 \times Gain Error)$$

The addition of R_1 will cause a negative gain error. To compensate for this error, R_2 must be added. The value of R_2 should be one third the value of R_1 .

The capacitor across the feedback resistor is used to compensate for the phase shift due to stray capacitances of the circuit board, the DAC output capacitance, and op amp input capacitance. Eliminating this capacitor will result in excessive ringing and an increase in glitch energy in higher speed applications. This capacitor should be as small as possible to minimize settling time.

The circuit of Figure 5 may be used with input voltages of up to ± 20 V as long as the output amplifier is biased to handle the excursions. Table I presents the analog ouput for four codes into the DAC for Figure 5.

TABLE I. Unipolar Output Code for Figure 5.

Binary Code	Analog Output
MSB‡ ‡LS	В
1111 1111 1111	-V _{IN} (4095/4096)
1000 0000 0000	$-V_{IN}$ (2048/4096) = 1/2 V_{IN}
0000 0000 0001	-V _{IN} (1/4096)
0000 0000 0000	0 Volts

BIPOLAR FOUR-QUADRANT OPERATION

Figure 6 shows the connections for bipolar four-quadrant operation. Offset can be adjusted with the A_1 to A_2 summing resistor, with the input code set to 1000 0000 0000. Gain may be adjusted by varying the feedback resistor of A_2 . The input/output relationship is shown in Table II.




FIGURE 6. Bipolar Four-Quadrant Mulitplier.

TABLE II. Bipolar Codes and Analog Output for Figure 6.

Binary	Analog Output
MSB↓ ↓LSB	
1111 1111 1111	+V _{REF} (2047/2048)
1000 0000 0000	0 Volts
0111 1111 1111	-V _{REF} (1/2048)
0000 0000 0000	-V _{REF} (2048/2048)

Figure 7 shows a hook-up for a digitally-controlled gain block. The feedback for the op amp is made up of the FET switch and the R-2R ladder. The input resistor to the gain block is the R_{FB} of the DAC8012. Since the FET switch is in the feedback loop, a "zero code" into the DAC will result in the op amp having no feedback and a saturated op amp output. The DAC8012 readback feature makes the DAC8012 especially good for this configuration




FIGURE 7. Digitally-Controlled Gain Block.

when an automatic gain or automatic calibration routine is used. If the logic were set up to calibrate a value via logic external to the processor (successive approximation register), then when the calibration is done, the processor could read the DAC8012 to store away the calibration code.

Figure 8 shows the DAC8012 interfaced to a 16-bit




FIGURE 8. 16-Bit Microprocessor to DAC8012 Interface.

microprocessor. The interface requires only address decoding to select the DAC to be written to or read from.

Figure 9 shows an interface scheme for using the DAC8012 with an 8-bit microprocessor. The data for the first 4 bits are written and latched into the external write

latch and the next 8 bits are presented on the bus. The DAC8012 is then instructed to pass the data through the internal DAC latch $(\overline{WR} + \overline{DS})$ and all 8 bits are transferred into the DAC. Reading data back is done in the same manner.




FIGURE 9. 8-Bit Processor to DAC8012 Interface.





PCM56P

DESIGNED FOR AUDIO

Serial Input 16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTER

FEATURES


- SERIAL INPUT
- LOW COST
- NO EXTERNAL COMPONENTS REQUIRED
- 16-BIT RESOLUTION
- 15-BIT MONOTONICITY, TYP
- 0.001% OF FSR TYP DIFFERENTIAL LINEARITY ERROR
- 0.0025% MAX THD (FS Input, K Grade, 16 Bits)
- 0.02% MAX THD (-20dB Input, K Grade, 16 Bits)
- 1.5µs SETTLING TIME, TYP (Voltage Out)
- 96dB DYNAMIC RANGE
- ±3V or ±1mA AUDIO OUTPUT
- EIAJ STC-007-COMPATIBLE
- OPERATES ON ±5V to ±12V SUPPLIES
- PINOUT ALLOWS IOUT OPTION
- PLASTIC DIP PACKAGE

DESCRIPTION

The PCM56P is a state-of-the-art, fully monotonic, digital-to-analog converter that is designed and specified for digital audio applications. This device employs ultra-stable nichrome (NiCr) thin-film resistors to provide monotonicity, low distortion, and low differential linearity error (especially around bipolar zero) over long periods of time and over the full operating temperature.

This converter is completely self-contained with a stable, low noise, internal zener voltage reference; high speed current switches; a resistor ladder network; and a fast settling, low noise output operational amplifier all on a single monolithic chip. The converters are operated using two power supplies that can range from $\pm 5V$ to $\pm 12V$. Power dissipation with ±5V supplies is typically less than 200mW. Also included is a provision for external adjustment of the MSB error (differential linearity error at bipolar zero) to further improve total harmonic distortion (THD) specifications if desired. Few external components are necessary for operation, and all critical specifications are 100% tested. This helps assure the user of high system reliability and outstanding overall system performance.

The PCM56P is packaged in a high-quality 16-pin molded plastic DIP package and has passed operating life tests under simultaneous high-pressure, high-temperature, and high-humidity conditions.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS


ELECTRICAL

Typical at +25°C and nominal power supply voltages of ±5V unless otherwise noted.

MODEL	PCM56P/-J/-K			
	MIN	TYP	MAX	UNITS
INPUT				
DIGITAL INPUT				
Resolution		16		Bits
Digital Inputs ⁽¹⁾ . V _{IH}	+2.4		+V _L	V
Vil	0		+0.8	V
I_{IH} , $V_{IN} = +2.7V$			+1.0	μΑ
I_{IL} , $V_{IN} = +0.4V$		1200	-50	μΑ
Input Clock Frequency	10.0			MHz
TRANSFER CHARACTERISTICS				
ACCURACY				
Gain Error		±2.0		%
Bipolar Zero Error		±30		mV
Differential Linearity Error		±0.001		% of FSR ⁽²⁾
Noise (rms, 20Hz to 20kHz) at Bipolar Zero (Vout models)		6		μ\
TOTAL HARMONIC DISTORTION				
$V_0 = \pm FS$ at $f = 991Hz$: PCM56P-K		0.002	0.0025	%
PCM56P-J		0.002	0.004	%
PCM56P		0.002	0.008	%
V _o = -20dB at f = 991Hz: PCM56P-K		0.018	0.020	%
PCM56P-J		0.018	0.040	%
PCM56P		0.018	0.040	%
V _o = -60dB at f = 991Hz: PCM56P-K		1.8	2.0	%
PCM56P-J		1.8	4.0	%
PCM56P		1.8	4.0	%
MONOTONICITY		15		Bits
DRIFT (0°C to +70°C)				
Total Drift ⁽³⁾	- 1	±25		ppm of FSR/°0
Bipolar Zero Drift		±4		ppm of FSR/%
SETTLING TIME (to ±0.006% of FSR)				
Voltage Output: 6V Step		1.5		μs
1LSB		1.0		μs
Slew Rate		12		V/µs
Current Output, 1mA Step: 10Ω to 100Ω load		350		ns
1kΩ load ⁽⁴⁾		350		ns
WARM-UP TIME	1			Min
OUTPUT				
Voltage Output Configuration: Bipolar Range		±3.0		V
Output Current	±8.0			mA
Output Impedance		0.10		Ω
Short Circuit Duration	Indefi	nite to Co	mmon	
Current Output Configuration:		المرا		
Bipolar Range (±30%)		±1.0		mA
Output Impedance (±30%)		1.2		kΩ
POWER SUPPLY REQUIREMENTS(5)			1 2.00	, · · · · · · · · · · · · · · · · · · ·
Voltage: +V _s and +V _L	+4.75	+5.00	+13.2	V
−V _s and −V _L	-4.75	-5.00	-13.2	V
Supply Drain (No Load): $+V$ ($+V_S$ and $+V_L = +5V$)		+10.0	+17.0	mA
$-V \left(-V_{s} \text{ and } -V_{L} = -5V\right)$		-25.0	-35.0	mA.
$+V (+V_S \text{ and } +V_L = +12V)$		+12.0		mA.
$-V (-V_S \text{ and } -V_L = -12V)$		-27.0	-	mA.
Power Dissipation: V_s and $V_L = \pm 5V$		175	260	mW
V_S and $V_L = \pm 12V$		468		mW
TEMPERATURE RANGE				ri
Specification	0		+70	°C
Operation	-25		+70	°C
Storage	60		+100	l °C

NOTES: (1) Logic input levels are TTL/CMOS-compatible. (2) FSR means full-scale range and is equivalent to 6V $(\pm 3V)$ for PCM56 in the V_{Out} mode. (3) This is the combined drift error due to gain, offset, and linearity over temperature. (4) Measured with an active clamp to provide a low impedance for approximately 200ns. (5) All specifications assume $+V_S$ connected to $+V_L$ and $-V_S$ connected to $-V_L$. If supplies are connected separately, $-V_L$ must not be more negative than $-V_S$ supply voltage to assure proper operation. No similar restriction applies to the value of $+V_L$ with respect to $+V_S$.

MECHANICAL





NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.

PINS: Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragrah 3.2).

CASE: Plastic

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	.740	.800	18.80	20.32
A ₁	.725	.785	18.42	19.94
В	.230	.290	5.85	7.38
B ₁	.200	.250	5.09	6.36
O	.120	.200	3.05	5.09
D	.015	.023	0.38	0.59
F	.030	.070	0.76	1.78
G	.100 BASIC		2.54 BASIC	
Н	0.02	0.05	0.51	1.27
J	.008	.015	0.20	0.38
K	.070	.150	1.78	3.82
L	.300 BASIC		7.63 BASIC	
М	0°	15°	0°	15°
N	.010	.030	0.25	0.76
Р	.025	.050	0.64	1.27

ORDERING INFORMATION

Model	THD at FS (%)
PCM56P	0.008 Max
PCM56P-J	0.004
PCM56P-K	0.0025

PIN ASSIGNMENTS

1	-Vs	Analog Negative Supply
2	LOG COM	Logic Common
3	+V _L	Logic Positive Supply
4	NC	No Connection
5	CLK	Clock Input
6	LE	Latch Enable Input
7	DATA	Serial Data Input
8	-VL	Logic Negative Supply
9	Vout	Voltage Output
10	RF	Feedback Resistor
11	SJ	Summing Junction
. 12	ANA COM	Analog Common
13	lout	Current Output
14	MSB ADJ	MSB Adjustment Terminal
15	TRIM	MSB Trim-pot Terminal
16	+Vs	Analog Positive Supply

ABSOLUTE MAXIMUM RATINGS

DC Supply Voltages	±16VDC
Input Logic Voltage	1V to +Vs/+VL
Power Dissipation	850mW
Operating Temperature	25°C to +70°C
Storage Temperature	60°C to +100°C
Lead Temperature During Soldering	10s at 300°C


DISCUSSION OF SPECIFICATIONS

The PCM56P is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for a D/A converter in audio applications are Total Harmonic Distortion, Differential Linearity Error, Bipolar Zero Error, parameter shifts with time and temperature, and settling time effects on accuracy.

The PCM56P is factory-trimmed and tested for all critical key specifications.

The accuracy of a D/A-converter is described by the transfer function shown in Figure 1. Digital input to analog output relationship is shown in Table I. The errors in the D/A converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Gain drift over temperature rotates the line (Figure 1) about the bipolar zero point and Offset drift shifts the line left or right over the operating temperature range. Most of the Offset and Gain drift with temperature

CONNECTION DIAGRAM



or time is due to the drift of the internal reference zener diode. The converter is designed so that these drifts are in opposite directions. This way the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage.




FIGURE 1. Input vs Output for an Ideal Bipolar D/A Converter.

TABLE I. Digital Input to Analog Output Relationship.

Digital Input	Analog Output			
Binary Twos	DAC Output	Voltage (V),	Current (mA),	
Complement (BTC)		V _{out} Mode	lout Mode	
7FFF Hex	+ Full Scale	+2.999908	-0.999970	
8000 Hex	- Full Scale	-3.000000	+1.000000	
0000 Hex	Bipolar Zero	0.000000	0.000000	
FFFF Hex	Zero - 1LSB	-0.000092	+0.030500μA	

DIGITAL INPUT CODES

The PCM56P accepts serial input data (MSB first) in the Binary Twos Complement (BTC) form. Refer to Table I for input/output relationships.

BIPOLAR ZERO ERROR

Initial Bipolar Zero Error (Bit 1 "on" and all other bits "off") is the deviation from 0V out and is factory-trimmed to typically ± 30 mV at +25°C.

DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error (DLE) is the deviation from an ideal ILSB change from one adjacent output state to the next. DLE is important in audio applications because excessive DLE at Bipolar Zero (at the "major carry") can result in audible crossover distortion for low level output signals. Initial DLE on the PCM56P is factory trimmed to typically $\pm 0.001\%$ of FSR. The MSB DLE is adjustable to zero using the circuit shown in Figure 6.

POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy.

The PCM56P power supply sensitivity is shown by Figure 2. Normally, regulated power supplies with 1% or less ripple are recommended for use with the DAC. See also Power Supply Connections paragraph in the Installation and Operating Instructions section.




FIGURE 2. Power Supply Sensitivity.

SETTLING TIME

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 3).

Settling times are specified to $\pm 0.006\%$ of FSR: one for a large output voltage change of 6V and one for a 1LSB change. The 1LSB change is measured at the major carry (0000 hex to ffff hex), the point at which the worst-case settling time occurs.




FIGURE 3. Full Scale Range Settling Time vs Accuracy.

STABILITY WITH TIME AND TEMPERATURE

The parameters of a D/A converter designed for audio applications should be stable over a relatively wide temperature range and over long periods of time to avoid undesirable periodic readjustment. The most important parameters are Bipolar Zero Error, Differential Linearity Error, and Total Harmonic Distortion. Most of the Offset and Gain drift with temperature or time is due to the drift of the internal reference zener diode. The PCM56P is designed so that these drifts are in opposite directions so that the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage. Both DLE and THD are dependent upon the matching and tracking of resistor ratios and upon VBE and hFE of the current-source transistors. The PCM56P was designed. so that any absolute shift in these components has virtually no effect on DLE or THD. The resistors are made of identical links of ultra-stable nichrome thinfilm. The current density in these resistors is very low to further enhance their stability.

DYNAMIC RANGE

The Dynamic Range is a measure of the ratio of the smallest signals the converter can produce to the full-scale range and is usually expressed in decibels (dB). The theoretical dynamic range of a converter is approximately $6 \times n$, or about 96dB of a 16-bit converter. The actual, or useful, dynamic range is limited by noise and linearity errors and is therefore somewhat less than the theoretical limit. However, this does point out that a resolution of at least 16 bits is required to obtain a 90dB minimum dynamic range, regardless of the accuracy of the converter. Another specification that is useful for audio applications is Total Harmonic Distortion.

TOTAL HARMONIC DISTORTION

THD is useful in audio applications and is a measure of the magnitude and distribution of the Linearity Error, Differential Linearity Error, and Noise, as well as Quantization Error. To be useful, THD should be specified for both high level and low level input signals. This error is unadjustable and is the most meaningful indicator of D/A converter accuracy for audio applications.

The THD is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency and is expressed in percent or dB. The rms value of the PCM56P error referred to the input can be shown to be

$$\epsilon_{\rm rms} = \sqrt{1/n} \sum_{i=1}^{n} \left[E_{\rm L}(i) + E_{\rm Q}(i) \right]^2 \qquad (1)$$

where n is the number of samples in one cycle of any given sine wave, $E_L(i)$ is the linearity error of the PCM56P at each sampling point, and $E_Q(i)$ is the quantization error at each sampling point. The THD can then be expressed as

THD =
$$\epsilon_{\text{rms}}/E_{\text{rms}}$$
 (2)
= $\frac{\sqrt{1/n \sum_{i=1}^{n} [E_L(i) + E_Q(i)]^2}}{E_{\text{rms}}} \times 100\%$

where E_{rms} is the rms signal-voltage level.

This expression indicates that, in general, there is a correlation between the THD and the square root of the sum of the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the D/A is directly correlated to the THD.

For the PCM56P the test period was chosen to be $22.7\mu s$ (44.1kHz), which is compatible with the EIAJ STC-007 specification for PCM audio. The test frequency is 991Hz and the amplitude of the input signal is 0dB, -20dB, and -60dB down from full scale.

Figure 4 shows the typical THD as a function of output voltage.




FIGURE 4. Total Harmonic Distortion (THD) vs Vout.

Figure 5 shows typical THD as a function of frequency.




FIGURE 5. Total Harmonic Distortion (THD) vs Frequency.

INSTALLATION AND OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors (1µF tantalum or electrolytic recommended) should be located close to the converter.

MSB ERROR ADJUSTMENT PROCEDURE (OPTIONAL)

The MSB error of the PCM56P can be adjusted to make the differential linearity error (DLE) at BPZ essentially zero. This is important when the signal output levels are very low, because zero crossing noise (DLE at BPZ) becomes very significant when compared to the small code changes occurring in the LSB portion of the converter.

Differential linearity error at bipolar zero and THD are guaranteed to meet data sheet specifications without any external adjustment. However, a provision has been made for an optional adjustment of the MSB linearity point which makes it possible to eliminate DLE error at BPZ. Two procedures are given to allow either static or dynamic adjustment. The dynamic procedure is preferred because of the difficulty associated with the static method (accurately measuring 16-bit LSB steps).

To statically adjust DLE at BPZ, refer to the circuit shown in Figure 6 or the PCM56 connection diagram.




FIGURE 6. MSB Adjustment Circuit.

After allowing ample warm-up time (5-10 minutes) to assure stable operation of the PCM56, select input code FFFF hexadecimal (all bits on except the MSB). Measure the audio output voltage using a 6-1/2 digit voltmeter and record it. Change the digital input code to 0000 hexadecimal (all bits off except the MSB). Adjust the $100k\Omega$ potentiometer to make the audio output read $92\mu V$ more than the voltage reading of the previous code (a 1LSB step = $92\mu V$).

A much simpler method is to dynamically adjust the DLE at BPZ. Again, refer to Figure 6 for circuitry and component values. Assuming the device has been installed in a digital audio application circuit, send the appropriate digital input to produce a $-80 \, \text{dB}$ level sinusoidal output. While measuring the THD of the audio circuit output, adjust the $100 \, \text{k} \Omega$ potentiometer until a minimum level of distortion is observed.

INPUT TIMING CONSIDERATIONS

Figures 7 and 8 refer to the input timing required to interface the inputs of PCM56P to a serial input data stream. Serial data is accepted in Binary Twos Complement (BTC) with the MSB being loaded first. Data is clocked in on positive going clock (CLK) edges and is latched into the DAC input register on negative going latch enable (LE) edges.

The latch enable input must be high for at least one clock cycle before going low, and then must be held low for at least one clock cycle. The last 16 data bits clocked into the serial input register are the ones that are transferred to the DAC input register when latch enable goes low. In other words, when more than 16 clock cycles occur between a latch enable, only the data present during the last 16 clocks will be transferred to the DAC input register.

One requirement for clocking in all 16 bits is the necessity for a "17th" clock pulse. This automatically occurs when the clock is continuous (last bit shifts in on the first bit of the next data word). When the clock is

stopped before the "17th" clock cycle occurs, however, the last serial input shift will not occur (the MSB will be in the bit 2 position). In any application where clock is noncontinuous, attention must be given to providing enough clocks to fully input the data word.

Figure 7 refers to the general input format required for the PCM56P. Figure 8 shows the specific relationships between the various signals and their timing constraints.




FIGURE 8. Input Timing Relationships.

INSTALLATION CONSIDERATIONS

If the optional external MSB error circuitry is used, a potentiometer with adequate resolution and a TCR of 100ppm/°C or less is required. Also, extra care must be taken to insure that no leakage path (either AC or DC) exists to pin 14. If the circuit is not used, pins 14 and 15 should be left open.

The PCM converter and the wiring to its connectors should be located to provide the optimum isolation from sources of RFI and EMI. The important consideration in the elimination of RF radiation or pickup is loop area;




FIGURE 7. Input Timing Diagram.

therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together, they represent a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

APPLICATIONS

Figures 9 and 10 show a circuit and timing diagram for a single PCM56P used to obtain both left- and right-channel output in a typical digital audio system. The audio output of the PCM56P is alternately time-shared

between the left and right channels. The design is greatly simplified because the PCM56P is a complete D/A converter requiring no external reference or output op amp.

A sample/hold (S/H) amplifier, or "deglitcher" is required at the output of the D/A for both the left and right channel, as shown in Figure 9. The S/H amplifier for the left channel is composed of A_1 , SW_1 , and associated circuitry. A_1 is used as an integrator to hold the analog voltage in C_1 . Since the source and drain of the FET swtich operate at a virtual ground when "C" and "B" are connected in the sample mode, there is no increase in distortion caused by the modulation effect of $R_{\rm ON}$ by the audio signal.




FIGURE 9. A Sample/Hold Amplifier (Deglitcher) is Required at the Digital-to-Analog Output for Both Left and Right Channels.




FIGURE 10. Timing Diagram for the Deglitcher Control Signals.

Figure 10 shows the deglitcher controls for both left and right channels which are produced by timing control logic. A delay of $1.5\mu s$ (t ω) is provided to allow the output of the PCM56P to settle within a small error band around its final value before connecting it to the channel output. Due to the fast settling time of the PCM56P it is possible to minimize the delay between the left- and right-channel outputs when using a single D/A converter for both channels. This is important because the right- and left-channel data are recorded in-phase and the use of a slower D/A converter would result in significant phase error at higher frequencies.

The obvious solution to the phase shift problem in a two-channel system would be to use two D/A converters (one per channel) and time the outputs to change simultaneously. Figure 11 shows a block diagram of the final test circuitry used for PCM56P. It should be noted that no deglitching circuitry is required on the DAC output to meet specified THD performance. This means that when one PCM56P is used per channel, the need for all the sample/hold and controls circuitry associated with a single DAC (two-channel) design is effectively eliminated. The PCM56P is tested to meet its THD specifications without the need for output deglitching.

A low-pass filter is required after the PCM56P to remove all unwanted frequency components caused by the sampling frequency as well as those resulting from the discrete nature of the D/A output. This filter must have a flat frequency response over the entire audio band (0-20kHz) and a very high attenuation above 20kHz.

Most previous digital audio circuits used a higher order (9-13 pole) analog filter. However, the phase response of an analog filter with these amplitude characteristics is nonlinear and can disturb the pulse-shaped characteristic transients contained in music.

SECOND GENERATION SYSTEMS

One method of avoiding the problems associated with a higher order analog filter would be to use digital filter oversampling techniques. Oversampling by a factor of two would move the sampling frequency (88.2kHz) out to a point where only a simple low-order phase-linear analog filter is required after the deglitcher output to remove unwanted intermodulation products. In a digital compact disc application, various VLSI chips perform the functions of error detection/correction, digital filtering, and formatting of the digital information to provide the clock, latch enable, and serial input to the PCM56P. These VLSI chips are available from several sources (Sony, Yamaha, Signetics, etc.) and are specifically optimized for digital audio applications.

Oversampled circuitry requires a very fast D/A converter since the sampling freuqency is multiplied by a factor of two or more (for each output channel). A single PCM56P can provide two-channel oversampling at a 4X rate (176.4kHz/channel) and still remain well within the settling time requirements for maintaining specified THD performance. This would reduce the complexities of the analog filter even further from that used in 2X oversampling circuitry.




FIGURE 11. Block Diagram of Distortion Test Circuit.

THIS PAGE INTENTIONALLY LEFT BLANK







DAC703VG

DAC703VG/883B DAC703VL/883B DAC703VL

> **REVISION NONE APRIL, 1987**

Monolithic 16-Bit Military DIGITAL-TO-ANALOG CONVERTER

FEATURES

- FULLY COMPLIANT MIL-STD-883 PROCESSING
- MONOLITHIC CONSTRUCTION
- HIGH ACCURACY:

Linearity Error ±0.003% of FSR max Differential Linearity Error $\pm 0.006\%$ of FSR max

- MONOTONIC (at 14 bits) OVER FULL MILITARY **TEMPERATURE RANGE**
- PIN-COMPATIBLE WITH DAC72 (COB model)
- DUAL-IN-LINE AND LCC PACKAGES

DESCRIPTION

This is a complete 16-bit bipolar output $(\pm 10V)$ digital-to-analog converter that includes a precision buried-zener voltage reference and a low-noise, fastsettling output operational amplifier, all on one small monolithic chip. A combination of currentswitch design techniques accomplishes not only 14bit monotonicity over the military operating temperature range but also a maximum end-point linearity error of $\pm 0.003\%$ of full-scale range (at +25°C). Differential linearity at +25°C is 0.006% of FSR.

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C- and 54/74HCcompatible over the entire temperature range.

Two product assurance levels are available: Standard and /883B. The Standard product assurance level offers Hi-Rel manufacturing where many MIL-STD-883 screens are performed routinely. The /883B product assurance level, /883B suffix, offers Hi-Rel manufacturing, 100% screening per MIL-STD-883 method 5004 and 5% PDA. Quality assurance further processes /883B devices, by performing group A and B inspections on each inspection lot and group C and D inspections as required by MIL-STD-883. A report containing the most recent group A, B, C, and D tests is available for a nominal charge.

International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

DETAILED SPECIFICATION MICROCIRCUITS, LINEAR **DIGITAL-TO-ANALOG CONVERTER** MONOLITHIC, SILICON

1. SCOPE

- 1.1 Scope. This specification covers the detail requirements for a 16-bit, voltage output, digital-to-analog converter monolithic microcircuit.
- 1.2 Part number. The complete part number is as shown below.



- 1.2.1 Device type. The device is a single 16-bit bipolar voltage output digital-to-analog converter. The input coding is complementary offset binary (COB). There is one electrical performance grade (V grade). This grade features specifications and testing over the Military temperature range (-55°C to +125°C). Electrical specifications and tests are shown in Tables I and II.
- 1.2.2 Device class. The device class is similar to the class B product assurance level as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels available as follows:

designator	Requirements
/883B	Standard model plus 100% MIL-STD-883B class B screening, with 5% PDA, plus Quality
	Conformance Inspection (QCI) consisting of Groups A and B performed on each inspection
	lot, plus Groups C and D performed as required by MIL-STD-883.
(none)	Standard model including 100% electrical testing.

- 1.2.3 Case outline. Two case outlines are available.
- 1.2.3.1 24-pin ceramic side-brazed (DIP). The "G" package identifier is utilized to specify the 24-pin ceramic side-brazed package, which is MIL-M-38510, Appendix C, designator D-3, configuration 3. Figure 1 depicts the case outline for this package type.
- 1.2.3.2 28-terminal leadless chip carrier (LCC). The "L" package identifier is utilized to specify the 28-terminal square leadless chip carrier package, which is MIL-M-38510, Appendix C, designator C-4. Figure 1 depicts the case outline for this package type.
- 1.2.4 Absolute maximum ratings.


	Supply voltage, V _{CC} to common	±18VDC
	Supply voltage, V _{DD} to common	0VDC to +18VDC
	Digital data input voltage to common	-1VDC to +7VDC
	Short circuit duration:	
	Reference output to common	Continuous
	D/A voltage out to common	Continuous
	External voltage applied to D/A output	-5V to $+5V$
	Storage temperature range	-65°C to +165°C
	Temperature (soldering 10s)	+300°C
	Junction temperature	$t_J = +175^{\circ}C$
Recommended of	perating conditions.	
	Supply voltage, ±V _{cc}	±15VDC

1.2.5

+5VDC Supply voltage, $\pm V_{DD}$ Ambient temperature range -55°C to +125°C

1.2.6 Power and thermal characteristics.

Package	Case outline	Maximum allowable power dissipation	Maximum θJ-C
24-lead DIP	Figure 1	1000mW	25°C/W
28-terminal LCC	Figure 1	1000mW	48°C/W



Denotes Pin 1

	INCHES		MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	.442	.458	11.23	11.63
В	.442	.458	11.23	11.63
С	.064	.100	1.63	2.54
F	.022	.028	0.56	0.71
G	.050 E	ASIC	1.27 E	ASIC
н	.008F	TYP	0.20F	TYP

(a) 24-pin side braze; package ID: "G".

(b) 28-terminal LCC; package ID: "L"

FIGURE 1. Case Outlines.

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specifications and standards form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510—Microcircuits, general specification for.

STANDARD

MILITARY


MIL-STD-883—Test methods and procedures for microcircuits.

2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this specification shall take precedence.

3. REQUIREMENTS


- 3.1 General. Burr-Brown used production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.
- 3.1.1 Detail specifications. The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.
- 3.2 Design, construction, and physical dimensions.
- 3.2.1 Package, metals, and other materials. The packages, metal surfaces, and other materials are in accordance with MIL-M-38510.
- 3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.
- 3.2.3 Internal conductors and internal wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.
- 3.2.4 <u>Lead material and finish</u>. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.

- 3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.
- 3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein and are shown in Figure 1.
- 3.2.7 <u>Circuit diagram and terminal connections</u>. The circuit diagram and terminal connections are shown in Figures 2 and 3.
- 3.2.8 Glassivation. The microcircuit dice are glassivated.
- 3.3 Electrical performance characteristics. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of -55°C to +125°C unless otherwise specified.
- 3.4 Electrical test requirements. Electrical test requirements are shown in Table II. The subgroups of Table I, which constitute the minimum electrical test requirements for screening, qualification, and quality conformance inspection, are specified in Table II.



* 1 - 12	
PIN#	"G" PACKAGE
1	Bit 1 (MSB)
2	Bit 2
3	Bit 3
- 4	Bit 4
5	Bit 5
6	Bit 6
7	Bit 7
8	Bit 8
9	Bit 9
10	Bit 12
11	Bit 11
12	Bit 12
13	Bit 13
14	Bit 14
15	Bit 15
16	Bit 16 (LSB)
17	Vouт
18	V _{DD}
19	-V _{cc}
20	Common
21	Summing Junction (Zero Adjust)
22	Gain Adjust
23	+V _∞
24	+6.3V Reference Output

FIGURE 2. "G" Package Circuit Diagram and Terminal Connections.



PIN#	"L" PACKAGE
1	No connection
2	Bit 1 (MSB)
3.	Bit 2
4	Bit 3
5	Bit 4
6	Bit 5
7	Bit 6
8	No connection
9	Bit 7
10	Bit 8
11	Bit 9
12	Bit 10
13	Bit 11
14	Bit 12
15	No connection
16	Bit 13
17	Bit 14
18	Bit 15
19	Bit 16 (LSB)
20	Vout
21 22	V _{DD}
22	No connection
23	-V _{cc}
25	Common
25 26	Summing Junction
20	Gain Adjust
28	
20	+6.3V Reference Output

FIGURE 3. "L" Package Circuit Diagram and Terminal Connections.

TABLE I. Electrical Performance Characteristics.

 $(T_A = -55^{\circ}C \text{ to } +125^{\circ}C, \text{ Supply Voltages: } \pm V_{CC} = \pm 15 \text{VDC}, V_{DD} = +5 \text{VDC})$

		GROUP A	DAC703 "V" GRADE			
CHARACTERISTICS	CONDITIONS	SUBGROUPS	MIN	TYP	MAX	UNITS
INPUT						
DIGITAL INPUT Resolution 1/					16	Bits
Digital Inputs 2/			+2.4		+Vcc	l v
	그렇다 하나 하나 하나 하나 하나 하나 하나 하나 하나 하나 하나 하나 하나		-1.0		+0.8	l v
lue.	V ₁ = +2.7V	i	1.0		+40	μΑ
l _{ic}	$V_1 = +0.4V$	1			-0.5	mA
TRANSFER CHARACTERISTICS				<u> </u>	•	
ACCURACY					T T	T
Linearity Error	T _A = +25°C	1	-0.003		+0.003	% of FSR 3
	-55°C ≤ T _A ≤ +125°C	2, 3	-0.006		+0.006	% of FSR
Differential Linearity Error	T _A = +25°C	- i	-0.006		+0.006	% of FSR
그리고리 그는 게 그리고 말라	-55°C ≤ T _A ≤ +125°C	2, 3	-0.006		+0.009	% of FSR
Gain Error 4/	T _A = +25°C		-0.1	PARTE DA	+0.1	% of FSR
Zero Error 4/	T _A = +25°C	1	-0.1		+0.1	% of FSR
Monotonicity over Temp. Range 1/		1, 2, 3	14			Bits
DRIFT	na interest en auguer a legación de la libra			Augustinia.		
Gain Drift		2, 3	-20		+20	ppm/°C
Zero Drift		2, 3	-15		+15	ppm/°C
Total Error over Temperature			-0.1		+0.1	% of FSR
DYNAMIC CHARACTERISTICS						
Settling Time	to ±0.003%, R _L = 2kΩ Full-Scale Output Step	9		4	8	μs
Slew Rate	$R_1 = 2k\Omega$	9	10			V/μs
OUTPUT Output Voltage				±10		\ \ \ \ \
Output Current		1	±5			mA.
Output Impedance				0.15		Ω
Reference Voltage		1, 2, 3	+6.0	+6.3	+6.6	V
Source Current	For external loads			+2.5		mA
Temperature Coefficient		1, 2, 3	-15		+15	ppm/°C
POWER SUPPLY REQUIREMENTS						
Suply Voltage, +V∞			+13.5	+15	+16.5	V
−V _{cc}			-13.5	-15	-16.5	V
V _{DD}			+4.5	+5	+16.5	V
Supply Currents, -Icc		1		a Page 1995	+30	mA
-lcc		1			-30	mA
loo		1			+8	mA
Power Supply Rejection	Delta +V _{CC} = ±1V T _A = 25°C	1			4	mV/V
	Delta -V _{CC} = ±1V T _A = 25°C	1		20,000	4	mV/V
	Delta V _{DD} = ±1V T _A = 25°C	1		100000000000000000000000000000000000000	4	mV/V

NOTES:

TABLE II. Electrical Test Requirements.

(The individual tests within the subgroups appear in Table I)

MODELS	DAC703VG/883B DAC703VL/883B	DAC703GL DAC703VL
MIL-STD-883 TEST REQUIREMENTS	Subgroups (se	e table I)
Interim electrical parameters (preburn-in) (method 5005)	1	1
Final electrical test parameters (method 5005)	1*, 2, 3	1, 2, 3
Group A test requirements (method 5005)	1, 2, 3	N/A
Group C and D end point electrical parameters (method 5005)	1 and Table III	N/A
Additional electrical subgroups performed in addition to Group C inspection	9**	N/A

^{**}PDA applies to subgroup 1. **Performed to an LTPD of 5.

^{1/1}LSB = 0.305mV.

^{2/} Digital Inputs are TTL-, LSTTL-, 54/74C-, 54/74HC-, and 54/74HTC-compatible over the operating voltage range of V_{DD} = +5V to +15V and over the operating temperature range. The input switching threshold remains at the TTL threshold of 1.4V over the supply range of $V_{00} = +5V$ to +15V. As logic "0" and "1" inputs vary over 0V to +0.8V and +2.4V to +10V respectively, the change in the D/A converter output voltage will not exceed $\pm 0.003\%$ of FSR. 3/ FSR = full-scale range = 20V.

^{4/} Adjustable to zero.

TABLE III. Additional End-Point Limits (after 1000Hr Life Test).

PARAMETER	LIMIT
Gain Error	±0.2% of FSR*
Linearity Error	±5LSB**
Differential Linearity Error	±8LSB

^{*}FSR = full-scale range. **1LSB = 0.305mV

- 3.5 Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum:
 - a. Part number (see paragraph 1.2)
 - b. Inspection lot identification code 1/
 - c. Manufacturer's identification ()
 - d. Manufacturer's designating symbol (CEBS)
 - e. Country of origin
 - f. Electrostatic sensitivity identifier(Δ)
- 3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a workmanlike manner. Workmanship is in accordance with good engineering practices, workmanlike instructions, inspection and test procedures and training, prepared in fulfillment of Burr-Brown's product assurance program.
- 3.6.1 Rework provisions. Rework provisions, including rebonding for the "/883B" product designation, are in accordance with MIL-M-38510.
- 3.7 Traceability. Traceability for the "/883B" product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.
- 3.8 <u>Product and process change</u>. Burr-Brown will not implement any major change to the design, materials, construction, or manufacturing process which may affect the performance, quality or interchangeability of the microcircuit without full or partial requalification.
- 3.9 <u>Screening.</u> Screening for the "/833B" Hi-Rel product designation is in accordance with MIL-STD-883B, method 5004, class B, and as specified herein.

Screening for the standard model includes Burr-Brown QC4118 internal visual inspection, stabilization bake, fine leak, gross leak, constant acceleration (condition A), temperature cycle (condition C), and external visual per MIL-STD-883B method 2009.

For the "/883B" product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

- 3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.
- 3.11 Quality conformance inspection. Quality conformance inspection (QCI), for the "/883B" product designation, is in accordance with MIL-STD-883, and as specified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

4. PRODUCT ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5005.
- 4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510. The inspections to be performed are those specified herein for Groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4 herein.).
- 4.3 <u>Screening.</u> Screening for the "/883B" Hi-Rel product designation is in accordance with MIL-STD-883, method 5004, class B, and is conducted on all devices. The following criteria apply:
 - a. Interim and final test parameters are specified in Table II.
 - b. Burn-in test (MIL-STD-883, method 1015) conditions:
 - (1) Test condition B.
 - (2) Test circuit is Figure 4.
 - (3) $T_A = +125$ °C.
 - (4) Test duration is 160 hours minimum.

- c. Percent defective allowable (PDA). The PDA, for "/883B" product designation only, is five percent and includes both parametric and catastrophic failures from Group A, Subgroub 1 test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5005, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests are omitted, all screening failures shall be included in the PDA. The verified failures of Group A, Subgroup I, after burn-in are used to determine the Percent Defective for each manufacturing lot, and the lot is accepted or rejected based on PDA.
- d. External visual inspection need not include measurement of case and lead dimensions.
- 4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, class B, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5005, class B are performed as required by MIL-STD-883.

A report of the most recent Group C and D inspections is available from Burr-Brown.

- 4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as specified in Table II herein.
- 4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, class B.
- 4.4.3 Group C inspection. Group C inspection consists of the subgroups and LTPD values shown in MIL-STD-883, method 5005, class B, and as follows:
 - a. Operating life test (MIL-STD-883, method 1005) conditions:
 - (1) Test condition B.
 - (2) Test circuit is Figure 4.
 - (3) $T_A = +125$ °C minimum.
 - (4) Test duration is 1000 hours minimum.
 - b. End point electrical parameters are specified in Table II herein.
- 4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005. End point electrical parameters are specified in Table II herein.
- 4.4.5 Inspection of packaging. Inspection of packaging shall be in accordance with MIL-M-38510.
- 4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.
- 4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.




FIGURE 4. Test Circuit for Burn-In and Operating Life Test.

6. NOTES

- 6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.
- 6.2 <u>Intended use.</u> Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is required or desirable.
- 6.3 Ordering Data. The contract or purchase order should specify the following:
 - a. Complete part number (see paragraph 1.2).
 - b. Requirement for certificate of compliance, if desired.
- 6.4 Microcircuit group assignment. These microcircuits are assigned to technology group D with a microcircuit group number of 56 as defined in MIL-M-38510, Appendix E.
- 6.5 <u>Electrostatic sensitivity</u>. Caution—these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.
- 6.6 Definitions.
- 6.6.1 <u>Linearity</u>. This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).
- 6.6.2 Differential linearity error. Differential linearity error (DLE) of a D/A converter is the deviation from its ideal ILSB change in the output from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2$ LSB means that the output step sizes can be between 1/2LSB and 3/2LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1LSB (-0.006%FSR for 14-bit resolution) insures monotonicity.
- 6.6.3 Monotonicity. Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC703 is specified to be monotonic to 14 bits over the entire specification temperature range.
- 6.6.4 Gain error. Gain error is the difference between the ideal full-scale output and the actual output of the D/A converter. For the DAC703 this is at 0000H and FFFFH.
- 6.6.5 Zero error. Zero error is the difference between zero volts and the actual D/A converter output at the zero output code (7FFFH).

7. APPLICATION INFORMATION.

- 7.1 Power supply decoupling. For optimum performance and noise rejection, each power supply should be decoupled by connecting a 1μ F tantalum or electrolytic capacitors, is used, should be parralleled with 0.01μ F ceramic capacitors for best high-frequency performance.
- 7.2 Power-supply sensitivity. Power-supply sensitivity is specified in Table I. Power-supply sensitivity versus ripple frequency is shown in Figure 5.
- 7.3 External zero and gain error adjustment. The untrimmed accuracy of the DAC can be adjusted using the circuitry shown in Figures 2 and 3.
- 7.3.1 Zero adjustment. Apply the digital input code 7FFFH, which should produce zero volts output. Adjust the offset potentiometer until the output is zero volts.
- 7.3.2 Gain adjustment. Apply the digital input code 0000H, which should produce 9.99969 volts output. Adjust the gain potentiometer to produce 9.99969 volts.
- 7.4 Further information. Further application information can be found in Burr-Brown's commercial data sheet for the DAC700/702, DAC701/703.




FIGURE 5. Power Supply Rejection Versus Power Supply Ripple Frequency.



INA101/883B SERIES



INA101VM/883B INA101VM INA101VG/883B

REVISION NONE APRIL, 1987

Very High Accuracy Military INSTRUMENTATION AMPLIFIER

FEATURES

- FULLY COMPLIANT MIL-STD-883 PROCESSING
- ULTRA-LOW VOLTAGE DRIFT: $1.75\mu\text{V/}^{\circ}\text{C}$ (A = 1000)
- LOW OFFSET VOLTAGE: 50µV
 LOW NONLINEARITY: 0.005%
- LOW NOISE: $13nV/\sqrt{Hz}$ at $f_0 = 1kHz$
- HIGH CMR: 106dB at 60Hz
- HIGH INPUT IMPEDANCE: 10¹⁰Ω

DESCRIPTION

The INA101 is a high-accuracy, multistage, military-grade, integrated-circuit instrumentation amplifier designed for signal conditioning requirements where very high performance is desired. All circuits, including the interconnected laser-trimmed thin-film resistors, are integrated on a single monolithic substrate.

A multiamplifier design is used to provide the highest performance and maximum versatility with monolithic construction for low cost. The input stage uses Burr-Brown's ultra-low drift, low-noise technology to provide exceptional input characteristics.

APPLICATIONS

- AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS: Strain Gauges Thermocouples RTDs
- REMOTE TRANSDUCERS
- LOW LEVEL SIGNALS


Two product assurance levels are available: Standard and /883B. The Standard product assurance level offers Hi-Rel manufacturing where many MIL-STD-883 screens are performed routinely. The /883B product assurace level, /883B suffix, offers Hi-Rel manufacturing, 100% screening per MIL-STD-883 method 5004 and 5% PDA. Quality assurance further processes /883 devices, by performing lot and group C and D inspections as required by MIL-STD-883. A report containing the most recent group A, B, C, and D tests is available for a nominal charge.

International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

DETAILED SPECIFICATION MICROCIRCUITS, LINEAR INSTRUMENTATION AMPLIFIER MONOLITHIC, SILICON

1. SCOPE

- 1.1 <u>Scope</u>. This specification covers the detail requirements for a very high accuracy instrumentation amplifier. For description of operation see paragraph 8.
- 1.2 Part Number. The complete part number is as shown below.



- 1.2.1 <u>Device type</u>. The device is a single instrumentation amplifier. One electrical performance grade ("V") is provided. The " \overline{V} " grade offers specifications and operation over the Military temperature range (-55° C to $+125^{\circ}$ C). Electrical performance characteristics are shown in Table I, and Electrical tests are shown in Tables II and III.
- 1.2.2 <u>Device class</u>. The device class is similar to the product assurance level B, as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance level as follows:

i-Rel product designator	Requirements
/883B	Standard model, plus 100% MIL-STD-883 class B screening, with 5% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed initially and annually thereafter.
(none)	Standard model including 100% electrical testing.

- 1.2.3 Case outline. Two package options are available ("G" and "M").
 - a. The "G" package is a 14-terminal ceramic side braze DIP and is case outline D-1, configuration 3, as defined in MIL-M-38510, Appendix C (see Figure 1a).
 - b. The "M" package is a 10-lead can, TO-100, and is case outline D-1 as defined in MIL-M-38510, Appendix C (see Figure 1b).
- 1.2.4 Absolute maximum ratings.

Positive supply voltage (+V _{CC})	0 to +20VDC
Negative supply voltage (-V _{CC})	0 to −20VDC
Duration output short circuit to ground	Continuous
Lead temperature (soldering, 10s)	+300°C
Junction temperature	+175°C
Storage temperature range	-65°C to +150°C

1.2.5 Recommended operating conditions.

Positive supply voltage (+V _{CC})	+11VDC to +20VDC
Negative supply voltage (-V _{CC})	-11VDC to -20VDC
Ambient temperature range	−55°C to +125°C

1.2.6 Power and thermal characteristics.

Package Case outline		Maximum allowable power dissipation	Maximum θ_{JC}	
10-lead TO-100	Figure 1	600mW	60°C/W	
14-lead DIP	Figure 1	600mW	50°C/W	

2. APPLICABLE DOCUMENTS

2.1 The following form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510—Microcircuits, general specification for.

STANDARD

MILITARY

MIL-STD-883—Test methods and procedures for microcircuits.

TABLE I. Electrical Performance Characteristics.

All characteristics at $-55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$, $\pm V_{CC} = 15\text{VDC}$, unless otherwise specified.

			INA101VM/883B INA101VM INA101VG/883B INA101VG			
CHARACTERISTICS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GAIN Range of Gain Gain Equation Error Gain Tempco 2/	Αν Εαν ΔΑν/ΔΤ	$A_{V} = 1 + (40k/R_{0}) \text{ 1/}$ $A_{V} = 1, T_{A} = +25^{\circ}C$ $A_{V} = 10, T_{A} = +25^{\circ}C$ $A_{V} = 100, T_{A} = +25^{\circ}C$ $A_{V} = 1000, T_{A} = +25^{\circ}C$ $A_{V} = 1$ $A_{V} = 10$ $A_{V} = 100$	1	2 20 22	1000 0.05 0.10 0.10 0.40	V/V % FS % FS % FS ppm/°C ppm/°C ppm/°C
DC Nonlinearity	NL	$\begin{aligned} A_V &= 1000 \\ A_V &= 1, \ T_A = +25^{\circ}C \\ A_V &= 10, \ T_A = +25^{\circ}C \\ A_V &= 100, \ T_A = +25^{\circ}C \\ A_V &= 1000, \ T_A = +25^{\circ}C \end{aligned}$		22	0.005 0.005 0.007 0.025	ppm/°C % % %
RATED OUTPUT Voltage Current Impedance	Var Io Zo	$R_L=2k\Omega$, $T_A=+25^{\circ}C$	±10 ±5	0.2		V mA Ω
INPUT OFFSET VOLTAGE Initial 3/ vs Temperature vs Supply	V _{IO} V _{IO} ΔV _{IO} /ΔT PSRR	$\begin{split} A_V &= 10, \ T_A = +25^{\circ}C \\ A_V &= 1000, \ T_A = +25^{\circ}C \\ A_V &= 10, \ -55^{\circ}C \leq T_A \leq +125^{\circ}C \\ A_V &= 1000, \ -55^{\circ}C \leq T_A \leq +125^{\circ}C \\ A_V &= 1, \ \Delta V_{CC} = \pm 5VDC, \ T_A = +25^{\circ}C \\ A_V &= 1000, \ \Delta V_{CC} = \pm 5VDC, \ T_A = +25^{\circ}C \end{split}$			±75 ±50 ±2.5 ±1.75 35 2	μV μV μV/°C μV/°C μV/V
INPUT BIAS CURRENT Initial Tempco	Ι _{ιΒ} ΔΙ _{ιΒ} /ΔΤ	T _A = +25°C		±0.2	±30	nA nA/°C
INPUT OFFSET CURRENT Initial Tempco	Ι _{ιο} ΔΙ _{ιο} /ΔΤ	T _A = +25°C		±0.5	±30	nA nA/°C
INPUT IMPEDANCE Differential Common Mode	Z _{ID} Z _{ICM}	T _A = +25°C T _A = +25°C		10 ¹⁰ 3 10 ¹⁰ 3		Ω pF Ω pF
INPUT VOLTAGE Linear Response Range Common-Mode Rejection	V _{IN} CMR	DC-60Hz, $A_V=1k\Omega$ Source Imbalance $T_A=+25^{\circ}C$ DC-60Hz, $A_V=10$, $1k\Omega$ Source Imbalance $T_A=+25^{\circ}C$ DC-60Hz, $A_V=100$ -1000. $1k\Omega$ Source Imbalance, $T_A=+25^{\circ}C$	±10 80 96 106			V dB dB
MPUT NOISE Input Voltage Noise Input Current Noise	E _{npp} E _n I _{npp} I _n	$\begin{split} f_{B} &= 0.01 \text{ to } 10\text{Hz}, \ T_{A} = +25^{\circ}\text{C} \\ A_{V} &= 1000, \ f_{0} = 10\text{Hz}, \ T_{A} = +25^{\circ}\text{C} \\ A_{V} &= 1000, \ f_{0} = 10\text{Hz}, \ T_{A} = +25^{\circ}\text{C} \\ A_{V} &= 1000, \ f_{0} = 1\text{KHz}, \ T_{A} = +25^{\circ}\text{C} \\ f_{0} &= 0.01\text{Hz}, \ t_{0} = 14\text{Pz}, \ T_{A} = +25^{\circ}\text{C} \\ f_{0} &= 10\text{Hz}, \ T_{A} = +25^{\circ}\text{C} \\ f_{0} &= 10\text{Hz}, \ T_{A} = +25^{\circ}\text{C} \\ f_{0} &= 16\text{Hz}, \ T_{A} = +25^{\circ}\text{C} \end{split}$		0.8 18 15 13 50 0.8 0.46 0.35		µV, p-p nV/√Hz nV/√Hz nV/√Hz pA, p-p pA/√Hz pA/√Hz pA/√Hz
DYNAMIC RESPONSE Slew Rate Bandwidth Settling Time	SR BW BW T _s	$\begin{aligned} A_V &= 1 \text{ to } 100, \ R_L = 2k\Omega, \ T_A = +25^{\circ}\text{C} \\ 3dB \text{ small signal, } A_V = 1, \ T_A = +25^{\circ}\text{C} \\ A_V &= 10, \ T_A = +25^{\circ}\text{C} \\ A_V &= 100, \ T_A = +25^{\circ}\text{C} \\ A_V &= 1000, \ T_A = +25^{\circ}\text{C} \\ \text{Full power } A_V = 1 \text{ to } 1000, \ T_A = +25^{\circ}\text{C} \\ A_V &= 100, \ T_A = +25^{\circ}\text{C} \\ A_V &= 100, \ T_A = +25^{\circ}\text{C} \\ A_V &= 100, \ T_A = +25^{\circ}\text{C} \end{aligned}$	0.2	300 140 25 2.5 6.4 30 50		V/µs kHz kHz kHz kHz kHz µs µs
POWER SUPPLY Rated Voltage Quiescent Current	±V _{cc} Io	T _A = +25°C	±5	±15	±20 ±8.5	V mA

NOTES:

^{1/} Typically the tolerance of R_G will be the major source of gain error.
2/ Not including TCR of R_G.
3/ Adjustable to zero at any one gain.

TABLE II. Electrical Test Requirements.

(The individual tests within the subgroups appear in Table III)

MIL-STD-883 REQUIREMENTS (Class B)	INA101VM/883B INA101VG/883B	INA101VM INA101VG
Interim electrical parameters (preburn-in) (method 5004) Final electrical test parameters (method 5004)	1 1*, 2, 3, 4	1, 2, 3, 4
Group A test requirements (method 5005)	1, 2, 3, 4	
Group C and D end point electrical parameters (method 5005)	Service States	territoria de la composición del la composición del composición de la composición de la composición del composición del composición de la composición de la composición de la composición de la composición de la composición del la composición del composición del composición del composición del composición del composición del composición del composición d

^{*}PDA applies to subgroup 1 (see 4.3.c).

TABLE III. Group A Inspection.

				LIM	ITS	
		MIL-STD-883 METHOD OR	CONDITIONS $(\pm V_{CC} = 15VDC$	INA101VM/883B INA101VM INA101VG/883B INA101VG		
SUBGROUP	SYMBOL	EQUIVALENT	unless otherwise specified)	MIN	MAX	UNITS
1	V _{IO}	4001	$A_{V} = 10$		±75	μ٧
$T_A = 25^{\circ}C$			$A_{V} = 1000$		±50	μV
	I _{IB}	4001			±20	nA
	lio	4001			±20	nA
	lo	4005			±8.5	mA
	PSRR	4003	$A_V = 1$, $\Delta V_{CC} = \pm 5VDC$		±35	μV/V
			$A_V = 1000$, $\Delta V_{CC} = \pm 5 VDC$		±2	μV/V
	CMR	4003	DC, A _V = 1, 1kΩ Source Imbalance	80		dB
			DC, A _V = 10, 1kΩ Source Imbalance	96		dB
			DC, A _V = 100-1000, 1kΩ Source Imbalance	106		dB
2 T _A = 125°C	ΔV _{IO} /ΔΤ	4001	$A_V = 10$ $[V_{IO} (125^{\circ}C) - V_{IO} (25^{\circ}C)] \div 100$		±2.5	μV/°C
			A _V = 1000 [V _{IO} (125°C) - V _{IO} (25°C)] ÷ 100		±1.75	μV/°C
3	ΔV10/ΔΤ	4001	A _V = 10		±25	μV/°C
$T_A = -55$ °C			$[V_{io} (25^{\circ}C) - V_{io} (-55^{\circ}C)] \div 80$			
		1000	$A_{V} = 1000$		±1.75	μV/°C
			[V _{io} (25°C) - V _{io} (-55°C)] ÷ 80			
4	EAV		Gain Equation Error: A _V = 1		0.05	%FS
$T_A = 25^{\circ}C$			A _v = 10		0.10	%FS
		1 2 3 3	A _V = 100	1	0.10	%FS
			A _V = 1000		0.40	%FS
	Vop	4004	$R_L = 2k\Omega$	±10		V
	SR		$R_L = 2k\Omega$	0.2		V/μs
	NL 1/	Figure 4	$A_V = 1$		0.005	%
			$A_{v} = 10$		0.005	%
			A _v = 100		0.007	%
	1		$A_{V} = 1000$		0.025	%

NOTES:


If E₁ = 0V and E₂ is varied to enable nonlinearity error to be measured by sampling 21 points between −10V ≤ E_{OUT} ≤ + 10V and determining worst case deviation from straight line connecting these end points at each gain setting.


NOTE: Leads in true position within 0.01" (0.25mm) R at MM*2 at seating plane.


Pin numbers shown for reference only. Numbers may not be marked on package.

	INCHES		MILLIN	ETERS
DIM	MIN	MAX	MIN	MAX
Α	.670	.710	17.02	18.03
С	.065	.170	1.65	4.32
D	.015	.021	0.38	0.53
F	.045	.060	1.14	1.52
G	.100 BASIC		2.54 BASIC	
H	.025	.070	0.64	1.78
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.300 B	ASIC	7.62 BASIC	
М	-	10°	_	10°
N	.009	.060	0.23	1.52

(a) 14-Pin Ceramic Side Braze—Package ID: "G"








NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	.335	.370	8.51	9.40
В	.305	.335	7.75	8.51
С	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.230 B	ASIC	5.84 BASIC	
Н	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	_	12.70	_
L	.120	.160	3.05	4.06
М	36° BASIC		36° BASIC	
N	.110	.120	2.79	3.05

(b) TO-100 Metal Can-Package ID: "M"







FIGURE 1. Case Outlines.

3. REQUIREMENTS

- 3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.
- 3.1.1 <u>Detail specifications</u>. The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.
- 3.2 Design, construction and physical dimensions.
- 3.2.1 Package, metals, and other materials. The package, metal surfaces, and other materials are in accordance with MIL-M-38510.
- 3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.
- 3.2.3. Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.
- 3.2.4. <u>Lead material and finish</u>. The lead material and finish (gold plate) are in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.
- 3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.
- 3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.
- 3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 2.






FIGURE 2. Circuit Diagram and Terminal Connections.

- 3.2.8 Glassivation. The microcircuit die is glassivated.
- 3.3 <u>Electrical performance characteristics</u>. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of -55°C to +125°C unless otherwise specified.
- 3.4 <u>Electrical test requirements</u>. Electrical test requirements are shown in Table II. The subgroups of Table III which constitute the minimum electrical test requirements for screening, qualification, and quality conformance, are specified in Table II.


- 3.5 Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum:
 - a. Part number (see paragraph 1.2)
 - b. Inspection lot identification code 1/
 - c. Manufacturer's identification ()
 - d. Manufacturer's designating symbol (CEBS)
 - e. Country of origin
 - f. Electrostatic sensitivity identifier(Δ)
- 3.6 Workmanship. These microcircuits are manufactured, processed, and tested in a workmanlike manner. Workmanship is in accordance with good engineering practices, workmanlike instructions, inspection and test procedures, and training prepared in fulfillment of Burr-Brown's product assurance program.
- 3.6.1. Rework provisions. Rework provisions, including rebonding for the "/883B" Hi-Rel product designation are in accordance with MIL-M-38510.
- 3.7 Traceability. Traceability for the "/883B" Hi-Rel product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.
- 3.8 <u>Product and process change</u>. Burr-Brown will not implement any major change to the design, materials, construction, or manufacturing process which may affect the performance, quality, or interchangeability of the microcircuit without full or partial requalification.


3.9 Screening.

- a. Screening for the "/883B" Hi-Rel product designation is in accordance with MIL-STD-883, method 5004, class B, except as modified in paragraph 4.3 herein. All microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.
- b. Screening for the standard model (no Hi-Rel product designation) includes Burr-Brown QC4118 internal visual inspection, stabilization bake, fine leak, gross leak, constant acceleration (condition E), temperature cycle (condition C), and external visual per MIL-STD-883, method 2009.
- 3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.
- 3.11 Quality conformance inspection. Quality conformance inspection, for the "/883B" Hi-Rel product designation is in accordance with MIL-STD-883 and MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

4. PRODUCT ASSURANCE PROVISIONS

- 4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5005, except as modified herein.
- 4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for Groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4). Burr-Brown has performed and successfully completed qualification inspection as described above. The most recent report is available from Burr-Brown.
- 4.3 <u>Screening.</u> Screening for the "/883B" Hi-Rel product designation is in accordance with MIL-STD-883, method 5004, class B, and is conducted on all devices. The following criteria apply:
 - a. Interim and final test parameters are specified in Table II.
 - b. Burn-In test (MIL-STD-883, method 1015) conditions:
 - (1) Test condition B.
 - (2) Test circuit is shown in Figure 3.
 - (3) $T_A = +125$ °C minimum.
 - (4) Test duration 160 hours minimum.
 - c. Percent defective allowable (PDA). The PDA, for the "/883B" Hi-Rel product designation only, is 5% based on failures from Group A, subgroup 1 test after cool-down as final electrical in accordance with MIL-STD-883, method 5004, and with no intervening electrical measurements. If interim electrical parameter tests performed prior to burn-in are omitted, all screening failures shall be included in the PDA calculation. The verified failures of group A, subgroup 1 after burn-in for each manufacturing lot are used to determine the percent defective for that lot. Each lot is accepted or rejected based on the PDA.
 - d. External visual inspection does not include measurement of case and lead dimensions.





'ackage (D) m Fac

FIGURE 3. Test Circuit—Burn-In and Operating Life Test.

- 4.4 Quality conformance inspection. Groups A and B inspection of MIL-STD-883, method 5005, class B, are performed on each inspection lot. Group C and D inspections of MIL-STD-883, method 5005, class B are performed as required by MIL-STD-883. A report of the most recent group C and D inspections is available from Burr-Brown.
- 4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as specified in Table II herein.
- 4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, class B.
- 4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as follows:
 - a. Operating life test (MIL-STD-883, method 1005) conditions:
 - (1) Test condition B.
 - (2) Test circuit is shown in Figure 3.
 - (3) $T_A = +125$ °C minimum.
 - (4) Test duration is 1000 hours minimum.
 - b. End point electrical parameters are specified in Table II.
- 4.4.4 Group D. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, end point electrical parameters.
- 4.4.5 Inspection of packaging. Inspection of packaging shall be in accordance with MIL-M-38510.
- 4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.
- 4.5.1 Voltage and current. All voltage values given are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING


5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.
- 6.2 Intended use. Microcircuits conforming are intended for use in applications where the use of screened parts is required or desirable.
- 6.3 Ordering Data. The contract or purchase order should specify the following:
 - a. Complete part number (see paragraph 1.2).
 - b. Requirement for certificate of compliance, if desired.
- 6.4 <u>Microcircuit group assignment</u>. These microcircuits are assigned to Technology Group D as defined in MIL-M-38510, Appendix E.
- 6.5 Electrostatic sensitivity. CAUTION—these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.

7.0 ELECTRICAL PERFORMANCE CURVES

(Typical at +25°C unless otherwise specified.)



8. APPLICATION INFORMATION

8.1 <u>Description</u>. The INAl01 is a three-amplifier device which provides all the desirable characteristics of a premium performance instrumentation amplifier. In addition, it has features not normally found in integrated circuit instrumentation amplifiers. See simplified schematics in Figure 2.

The input section $(A_1 \text{ and } A_2)$ incorporates high performance, low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide the high input impedance $(10^{10}\Omega)$ desirable in the instrumentation amplifier function. The offset voltage and offset voltage versus temperature are low due to the monolithic design, and are improved even further by state-of-the-art laser-trimming techniques.

The output section (A₃) is connected in a unity-gain difference amplifier configuration. A critical part of this stage is the matching of the four $10k\Omega$ resistors which provide the difference. These resistors must be initially well matched and the matching must be maintained over temperature and time in order to retain excellent common-mode rejection.

8.2 <u>Using the INAl01</u>. Figure 4 shows the simplest configuration of the INAl01. The gain is set by the external resistor, R_G , with a gain equation of $G=1+(40k/R_G)$. The reference and TCR of R_G contribute directly to the gain accuracy and drift.

For gains greater than unity, resistor R_G is connected externally. At high gains, where the value of R_G becomes small, additional resistance (i.e., relays, sockets) in the R_G circuit will contribute to a gain error. Care should be taken to minimize this effect.

8.3 Typical applications. Many applications of instrumentation amplifiers involve the amplification of low-level differential signals from bridges and transducers such as strain gauges, thermocouples, and RTD's. Some of the important parameters include common-mode rejection (differential cancellation of common-mode offset and noise), input impedance, offset voltage and drift, gain accuracy, linearity, and noise. The INA101 accomplishes all these with high precision.




FIGURE 4. Basic Circuit Configuration.



OPA111/883B SERIES



REVISION NONE APRIL, 1987

Low Noise Precision *Difet* Military OPERATIONAL AMPLIFIER

FEATURES

FULLY COMPLIANT MIL-STD-883 PROCESSING

LOW NOISE: 100% tested, 8nV/√Hz max at 10kHz

• LOW BIAS CURRENT: 2pA max • LOW OFFSET: 500∠V max • LOW DRIFT: 10∠V/°C max

• HIGH OPEN-LOOP GAIN: 114dB min

HIGH COMMON-MODE REJECTION: 90dB min

APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- OPTOELECTRONICS
- RADIATION-HARD EQUIPMENT

DESCRIPTION

The OPAIII/883B is a precision monolithic dielectrically-isolated FET (*Difet*) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications. The /883B versions are fully compliant to the requirements of MIL-STD-883.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.

Difet ® Burr-Brown Corp., BIFET® National Semiconductor Corp.

Very low bias current is obtained by dielectric isolation with on-chip guarding.

Laser-trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.


Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

DETAILED SPECIFICATION MICROCIRCUITS, LINEAR LOW NOISE PRECISION Difer® OPERATIONAL AMPLIFIER MONOLITHIC, SILICON

1. SCOPE


- 1.1 <u>Scope</u>. This specification covers the detail requirements for a precision low noise dielectrically-isolated (*Difet*) operational amplifier
- 1.2 Part Number. The complete part number is as shown below.




- 1.2.1 <u>Device type</u>. The device is a single precision dielectrically-isolated (**Difet**) low noise operational amplifier. One electrical performance grade (V) is provided. The V grade offers specifications and operation over the "MIL" temperature range (-55°C to +125°C). Electrical specifications are shown in Table I, and electrical tests are shown in Tables II and III.
- 1.2.2 Device class. The device class is similar to the class B product assurance level as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance level as follows:

Hi-Rel product designator	Requirements
/883B	Standard model, plus 100% MIL-STD-883 class B screening, with 5% PDA, plus quality conformance inspection (QCI) consisting of groups A and B performed on each inspection lot, plus groups C and D performed as required by MIL-STD-883.
(none)	Standard model including 100% electrical testing.

1.2.3 Case outline. The case outline is A-1 (8-lead, TO-99) as defined in MIL-M-38510, Appendix C and is shown in Figure 1. The case is metal and is conductive.





NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	.335	.370	8.51	9.40
В	.305	.335	7.75	8.51
С	.165	.185	4.19	4.70
D	.016	.021	0.41	0.53
E	.010	.040	0.25	1.02
F	.010	.040	0.25	1.02
G	.200 BASIC		5.08 E	BASIC
Н	.028	.034	0.71	0.86
J	.029	.045	0.74	1.14
K	.500	_	12.7	_
L	.110	.160	2.79	4.06
M	45° E	BASIC	45° BASIC	
N	.095	.105	2.41	2.67

FIGURE 1. Case Outline (TO-99) Package Configuration.

1.2.4 Absolute maximum ratings:

Supply voltage +V _{CC}	±18VDC
Input voltage range	±18VDC 1/
Differential input voltage	±36VDC 1/
Internal power dissipation	500mW
Output short circuit duration	continuous to power supply common only

Storage temperature range -65°C to +165°C

Temperature (soldering 10s) $+300^{\circ}$ C Junction temperature $T_{y} = +175^{\circ}$ C

1.2.5 Recommended operating conditions.

Supply voltage ±15VDC
Ambient temperature range -55°C to +125°C

1.2.6 Power and thermal characteristics

Package	Case outline	Maximum allowable power dissipation	Maximum θ_{JC}
8-lead can	Figure 1	500mW	60°C/W

2. APPLICABLE DOCUMENTS

2.1 The following form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510—Microcircuits, general specification for.


STANDARD


MILITARY

MIL-STD-883—Test methods and procedures for microcircuits.

3. REQUIREMENTS

- 3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to ensure successful compliance with this specification.
- 3.1.1 <u>Detail specifications</u>. The individual item requirements are specified herein. In the event of conflicting requirements, the order of precedence will be the purchase order, this specification, and then the reference documents.
- 3.2 Design, construction and physical dimensions.
- 3.2.1 Package, metals, and other materials. The package, metal surfaces, and other materials are in accordance with MIL-M-38510.
- 3.2.2 Design documentation. The design documentation is in accordance with MIL-M-38510.
- 3.2.3. Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.
- 3.2.4. <u>Lead material and finish</u>. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.
- 3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.
- 3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein and are shown in Figure 1.
- 3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 2.





*Patented

(a) Circuit Diagram

FIGURE 2. Circuit Diagram and Terminal Connections.

3.2.8 Glassivation. The microcircuit dice are glassivated.

3.3 <u>Electrical performance characteristics</u>. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of -55°C to +125°C unless otherwise specified.

TABLE I. Electrical Performance Characteristics.

All characteristics at $-55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$, $\pm V_{CC} = 15\text{VDC}$, pin 8 connected to ground unless otherwise specified.

					OPA111VM/883B OPA111VM		
CHARACTERISTICS	SYMBOL	CONDITI	ONS 1/	MIN	TYP	MAX	UNITS
GAIN							
Open-Loop Voltage Gain	Avs	$ R_L = 2k\Omega $ $V_0 = \pm 10V, F = 0Hz $	$T_A = +25^{\circ}C$ -55°C \le T_A \le +125°C	114 110			dB dB
RATED OUTPUT							<u> </u>
Voltage	Vop	$R_L = 2k\Omega$		±10		T	Ιv
Current	lo			±5			mA
Output Resistance	Ro	DC, Open Loop	$T_A = +25$ °C		100		Ω
Load Capacitance Stability	CL	Gain = +1	$T_A = +25$ °C		1000		pF
Short Circuit Current	los	To Ground		±10		<u> L</u>	mA
DYNAMIC RESPONSE							4 1 1 1 1
Bandwidth	BW	Unity Gain-Small Signal	$T_A = +25$ °C		2		MHz
Bandwidth	BW	Full Power	T _A = +25°C	16			kHz
Slew Rate	SR	$R_L = 2k\Omega$, $V_0 = \pm 10V$	T _A = +25°C	1			V/μs
Settling Time (0.1%)	Ts	$G = -1$, $R_L = 2k\Omega$, 10V step	T _A = +25°C		6		μs
Settling Time (0.01%) Overload Recovery 2/	Ts T _R	$G = -1$, $R_L = 2k\Omega$, 10V step Gain = -1	$T_A = +25$ °C $T_A = +25$ °C		10 5	1	μs
		Gain = -1	1A = +25°C		L 3		μs
INPUT OFFSET VOLTAGE 3	· · · · · · · · · · · · · · · · · · ·					T	
Initial Offset	Vio	V _{CM} = 0VDC	$T_A = +25$ °C	-500		+500	μV
Temperature Sensitivity	DV _{iO}	Vio (T _A) - Vio (+25°C)		1.		1	1
	5000	ΔΤ	-55 ≤ T _A ≤ +125°C	-10		+10	μV/°C
vs Power Supply	PSRR	$V_{CC} = \pm 10V_{CC} = \pm 18VDC$	$T_A = +25$ °C -55 \le T_A \le +125°C	-31 50		+31 +50	μV/V μV/V
INPUT BIAS CURRENT 3/		L	30 - 11 - 120 0	1 00	L	1 100	1 7
	1 .	Tv. =0	T - 10500	T	Τ		Т
Initial Bias vs Supply Voltage	IIB	V _{CM} = 0	$T_A = +25^{\circ}C$ -55°C \le T_A \le +125°C	-2 -4100		+2 +4100	pA pA
INPUT OFFSET CURRENT	3/			1	<u> </u>	1	
Initial Offset	110	V _{CM} = 0	T _A = +25°C	-1.5	1	+1.5	DΑ
initial Offset	110	VCM — U	-55°C ≤ T _A ≤ +125°C	-3100		+3100	pA pA
INPUT IMPEDANCE							
Differential	Z _{ID}		T _A = +25°C	1013 1	T T	T	Ω pF
Common-Mode	ZICM		T _A = +25°C	1014 3			Ω pF
INPUT NOISE							
Voltage	e _N	f ₀ = 10Hz	T _A = +25°C	T		80	nV/√Hz
		f _o = 100Hz	T _A = +25°C	1 1 10		40	nV/√Hz
		fo = 1kHz	$T_A = +25$ °C			1.5	nV/√Hz
		fo = 10kHz	$T_A = +25$ °C	1		8	nV/√Hz
		f _B = 10Hz to 10kHz	$T_A = +25$ °C			1.2	μVrms
Current	in	f _B = 0.1Hz to 10Hz	$T_A = +25$ °C		7.5		fA, p-p
		f ₀ = 0.1Hz thru 20kHz	T _A = +25°C	1	0.4	1	fA∕√Hz
INPUT VOLTAGE RANGE	4.						
Common-Mode	VICM		$T_A = +25$ °C	±10			V
Common-Mode Rejection	CMRR	$V_{IN} = \pm 10V$	$T_A = +25^{\circ}C$	90			dB
POWER SUPPLY		1	$-55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	86	L	<u> </u>	dB
	1	T			T	Т -	1
Rated Voltage	Vcc			1	±15		VDC
Voltage Range Quiescent Current	lo			±5		±18 ±3.5	VDC mA
					1	1 ±3.5	I ma
TEMPERATURE RANGE (an	nbient)	T			T		T
Operating				-55	1.	+125	°C
Storage				-65	L	+150	°C

^{1/} Optimum device performance is characterized in a reduced ambient light environment.

^{2/} Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive signal.

^{3/} Offset voltage, offset current, and bias current are measured with units fully warmed up.

3.4 <u>Electrical test requirements</u>. Electrical test requirements are shown in Table II. The subgroups of Table III which constitute the minimum electrical test requirements for screening, qualification, and quality conformance inspection, are specified in Table II.

TABLE II. Electrical Test Requirements.

The individual tests within the subgroups appear in Table III.

	MODELS			
MIL-STD-883 REQUIREMENTS	OPA111VM/883B	OPA111VM		
Interim electrical parameters (pre burn-in, method 5004)	1*	1		
Final electrical test parameters (method 5004)	1, 2, 3, 4, 5, 6, 7	1, 2, 3, 4, 5, 6, 7		
Group A test requirements (method 5005)	1, 2, 3, 4, 5, 6, 7	_		
Group C and D end point electrical parameters (method 5005)	1			

^{*}PDA applies to subgroup 1 (see 4.3d).

TABLE III. Group A Inspection.

	1 2			LIM	ITS	٠
		MIL-STD-883 METHOD OR	CONDITIONS ±V _{CC} = ±15VDC	OPA111V OPA111V		
SUBGROUP	SYMBOL	EQUIVALENT	unless otherwise specified	MIN	MAX	UNITS
1 T _A = +25°C	VIO IIB IIO PSRR CMRR ±ICC IOS	4001 4001 4001 4003	$V_{CM}=0VDC$ $V_{CC}=\pm 10VDC \text{ to }\pm 18VDC$ $V_{IN}=\pm 10V$ $I_{0}=0mA$	-500 -2 -1.5 -31 90 ±10	+500 +2 +1.5 +31 ±3.5	μ Α Α Α Α Α Α Α Α Α Α Α Α Α
2 T _A = +125°C	DV _{IO} I _{IB} I _{IO} PSRR CMRR ±I _{CC} I _{OS}	4001 4001 4001 4003	$V_{CM} = 0VDC$ $V_{CC} = \pm 10VDC \text{ to } \pm 18VDC$ $V_{IN} = \pm 10V$ $I_{0} = 0mA$	-10 -4100 -3100 -50 86 ±10	+10 +4100 +3100 +50 ±3.5	μV/°C PA PA μV/V dB EA EA
$T_{A} = -55^{\circ}C$	DVio IIB IIO PSRR CMRR ±Icc Ios	4001 4001 4001 4003	$V_{CM} = 0 VDC$ $V_{CC} = \pm 10 VDC \text{ to } \pm 18 VDC$ $V_{IN} = \pm 10 V$ $I_0 = 0 \text{ mA}$	-10 -4100 -3100 86 ±10	+10 +4100 +3100 ±50 ±3.5	μV/°C
4 T _A = +25°C	±V _{OP} Avs	4004	$R_L = 2k\Omega$ $R_L \ge 2k\Omega$	114	±10	V dB
5 T _A = +125°C	±V _{OP} A _{VS}	4004	$R_L = 2k\Omega$ $R_L \ge 2k\Omega$	110	±10	V dB
6 T _A = -55°C	±V _{OP} Avs	4004	$egin{aligned} R_L &= 2k\Omega \ R_L &\geq 2k\Omega \end{aligned}$	110	+10	V dB
7 T _A = +25°C	SR e _N BW _{FP}	4002	$\begin{split} V_O &= \pm 10V, R_L = 2k\Omega \\ f_O &= 10Hz \\ f_O &= 100Hz \\ f_O &= 1kHz \\ f_O &= 1kHz \\ f_O &= 10kHz \\ f_B &= 10Hz \text{ to } 10kHz \end{split}$	1 16	80 40 15 8 1.2	V/µs nV√Hz nV√Hz nV√Hz nV√Hz µVrms kHz

^{3.5} Marking. Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum:

a. Part number (see paragraph 1.2)

b. Inspection lot identification code 1/

c. Manufacturer's identification (

^{1/}A 4-digit code, indicating year and week of seal, and a 4- or 5-digit lot identifier are marked on each unit.

- d. Manufacturer's designating symbol (CEBS)
- e. Country of origin
- f. Electrostatic sensitivity identifier (Δ)
- 3.6 <u>Workmanship</u>. These microcircuits are manufactured, processed, and tested in a workmanlike manner. Workmanship is in accordance with good engineering practices, workmanlike instructions, inspection and test procedures and training, prepared in fulfillment of Burr-Brown's product assurance program.
- 3.6.1 Rework provisions. Rework provisions, including rebonding for the "/883B" product designation, are in accordance with MIL-M-38510.
- 3.7 Traceability. Traceability for the "/883B" product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.
- 3.8 Product and process change. Burr-Brown will not implement any major change to the design, materials, construction, or manufacturing process which may affect the performance, quality, or interchangeability of the microcircuit without full or partial requalification.
- 3.9 Screening. Screening for the "/883B" Hi-Rel product designation is in accordance with MIL-STD-883, method 5004, class B, except as modified herein.

Screening for the standard model includes Burr-Brown QC4118 internal visual inspection, stabilization bake, fine leak, gross leak, constant acceleration (condition A), temperature cycle (condition C), and external visual per MIL-STD-883, method 2009.

For the "/883B" product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

- 3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.
- 3.11 Quality conformance inspection. Quality conformance inspection, for the "/883B" product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.
- 4. PRODUCT ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5005, except as modified herein.
- 4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C, and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspections as described above. The most recent report is available from Burr-Brown.

- 4.3 Screening. Screening for the "/883B" Hi-Rel product designation is in accordance with MIL-STD-883, method 5004, class B, and is conducted on all devices. The following criteria apply:
 - a. Interim and final test parameters are specified in Table II.
 - b. Burn-in test (MIL-STD-883, method 1015) conditions:
 - (1) Test condition B.
 - (2) Test circuit is Figure 3.
 - (3) $T_A = +125$ °C minimum.
 - (4) Test duration is 160 hours minimum.
 - c. Percent defective allowable (PDA). The PDA, for "/883B" product designation only, is five percent and includes both parametric and catastrophic failures from group A, subgroup 1 test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5005, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1, after burn-in are used to determine the percent defective for each manufacturing lot, and the lot is accepted or rejected based on PDA.
 - d. External visual inspection need not include measurement of case and lead dimensions.
- 4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5005, class B, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5005, class B are performed as required by MIL-STD-883.

A report of the most recent group C and D inspections is available from Burr-Brown.

- 4.4.1 Group A inspection. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, and as specified in Table II herein.
- 4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005, class B.
- 4.4.3 Group C inspection. Group C inspection consists of the subgroups and LTPD values shown in MIL-STD-883, method 1005, class B, and as follows:
 - a. Operating life test (MIL-STD-883, method 1005) conditions:
 - (1) Test condition B.
 - (b) Test circuit is Figure 3.
 - (3) $T_A = +125$ °C minimum.
 - (4) Test duration is 1000 hours minimum.
 - b. End point electrical parameters are specified in Table II herein.




FIGURE 3. Test Circuit, Burn-In and Operating Life Test.

- 4.4.4 Group D inspection. Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5005.
- 4.4.5 Inspection of packaging. Inspection of packaging shall be in accordance with MIL-M-38510.
- 4.5 Methods of examination and test. Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.
- 4.5.1 Voltage and current. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.


6. NOTES


- 6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.
- 6.2 <u>Intended use</u>. Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is required or desirable.
- 6.3 Ordering data. The contract or purchase order should specify the following:
 - a. Complete part number (see paragraph 1.2).
 - b. Requirement for certificate of compliance, if desired.
- 6.4 Microcircuit group assignment. These microcircuits are assigned to Technology Group E with a microcircuit group number of 61 as defined in MIL-M-38510, Appendix E.


6.5 <u>Electrostatic sensitivity</u>. CAUTION—these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.


7. ELECTRICAL PERFORMANCE CURVES.


 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.



























































8. APPLICATION INFORMATION

8.1 Offset voltage adjustment. Although the OPA111/883B Series has a low initial offset voltage ($500\mu V$), some applications may require external nulling of this small offset. Figure 4 shows the recommended circuit for adjustment of the offset voltage. External offset voltage adjustment changes the laser-adjusted offset-voltage temperature drift slightly. The drift will change approximately $0.3\mu V/^{\circ}C$ for every $100\mu V$ of offset adjustment.




FIGURE 4. Offset Voltage Trim.

8.2 Guarding and shielding. The ultra-low bias current and high input impedance of the OPA111/883B Series are well-suited to a number of stringent applications; however, careless signal wiring of printed circuit board layout can degrade circuit performance several orders of magnitude below the capability of the OPA111/883B Series.

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the amplifier's bias current of the OPA111/883B Series. To avoid leakage problems, it is recommended that the signal input lead of the OPA111/883B Series be wired to a Teflon™ standoff. If the OPA111/883B Series is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the two amplifier input leads and should be connected to a low input impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup. Figure 5 illustrates the use of the guard. The resistor R_3 shown in Figure 5 is optional. It may be used to compensate effects of very large source resistances. However, note that its use would also increase the noise due to the thermal noise of R_3 .

8.3 Additional application information. Additional application information is presented in the commercial OPA111 data sheet.




FIGURE 5. Connection of Input Guard.

Teflon™ E.I. du Pont de Nemours and Company



OPA501/883B SERIES



OPA501VM/883B OPA501VM OPA501UM/883B OPA501UM

High Current, High Power Military OPERATIONAL AMPLIFIER

FEATURES

- WIDE SUPPLY RANGE, ±10V to ±40V
- HIGH OUTPUT CURRENT, ±10A Peak
- HIGH OUTPUT POWER, 260W Peak
- LOW DC THERMAL IMPEDANCE: 2.2°C/W
- MIL-STD-883 SCREENING

DESCRIPTION

The OPA501 is a high power operational amplifier. Its high current output stage delivers $\pm 10A$, yet the amplifier is unity-gain stable and it can be used in any operational amplifier configuration. The 260W peak output capability allows the OPA501 to drive loads (such as motors) with a greater safety margin.

Safe operating area is fully specified and output current limiting is provided to protect both the amplifier and the load from excessive current.

This hybrid IC is housed in an 8-pin hermetic TO-3 package. The electrically-isolated package allows direct mounting to chassis or heat sink without an insulating washer or spacer which would increase thermal resistance.

Two electrical performance grades are available. The premium grade operates from -55°C to +125°C and is designed for military, aerospace, and demanding industrial applications. The U grade has specifications for operation from -25°C to +85°C and from -55°C to +125°C. Applications include test equip-

ment, shipboard, and ground support equipment where operation is normally between -25°C and +85°C and full temperature range operation must be assured.

The OPA501/883B Series is manufactured on a separate Hi-Rel manufacturing line with impeccable clean room conditions, which assures inherent quality and provides for long product life.

Two product assurance levels are available: Standard and /883B. The Standard product assurance level offers Hi-Rel manufacturing where many MIL-STD-883 screens are performed routinely. The /883B product assurance level, /883B suffix, offers Hi-Rel manufacturing, 100% screening per MIL-STD-883 method 5008 and 10% PDA. Quality assurance further processes /883B devices, by performing group A and B inspections on each inspection lot and group C and D inspections as required by MIL-STD-883. A report containing the most recent group A, B, C, and D tests is available for a nominal charge.

NOTE: This device was previously identified as OPA8785/883B Series.

International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

DETAILED SPECIFICATION MICROCIRCUITS, LINEAR HIGH CURRENT, HIGH POWER OPERATIONAL AMPLIFIER HYBRID, SILICON

1. SCOPE


- 1.1 Scope. This specification covers the detail requirements for a high current, high power operational amplifier.
- 1.2 Part Number. The complete part number is as shown below.

OPA501	<u>v</u>	<u>M</u>	/883B
Basic model	Grade	Package	Hi-Rel product
number	(see 1.2.1)	(see 1.2.3)	designator (see 1.2.1)

- 1.2.1 <u>Device type.</u> The device is a single operational amplifier. Two electrical performance grades are provided. The V grade offers performance specifications over the MIL temperature range (-55°C to +125°C) and the U grade is specified over the industrial temperature range (-25°C to +85°C). Electrical specifications are shown in Table I and electrical tests are shown in Tables II and III.
- 1.2.2 <u>Device class</u>. The device class is similar to the class B product assurance level as defined in MIL-M-38510. The Hi-Rel product designator portion of the part number distinguishes the product assurance levels available as follows:

Hi-Rel Produc Designator	t <u>Requirements</u>
/883B	Standard model plus 100% MIL-STD-883 class B screening, with 10% PDA, plus quality conformance inspection (QCI) consisting of Groups A and B performed on each inspection lot, plus Groups C and D performed as required by MIL-STD-883.
(none)	Standard model including 100% electrical testing.

1.2.3 Case Outline. The case outline is an 8-pin TO-3 package and is depicted in Figure 1.



NOTE: Leads in true position within .010" (.25mm) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.

		INC	HES	MILLIM	ETERS
ľ	DIM	MIN	MAX	MIN	MAX
	Α	1.510	1.550	38.35	39.37
	В	.745	.770	18.92	19.56
	С	.260	.340	6.60	8.64
	D	.038	.042	0.97	1.07
	E	.080	.105	2.03	2.67
	F	40° B	ASIC	40° B	ASIC
	G	.500 E	BASIC	12.7 B	ASIC
	Н	1.186	BASIC	30.12 E	BASIC
	J	.593 E	BASIC	15.06 E	BASIC
	K	.400	.500	10.16	12.70
	Q	.151	.161	3.84	4.09
	R	.980	1.020	24.89	25.91

FIGURE 1. Case Outline (TO-3) Package Configuration.

1.2.4 Absolute maximum ratings.

Supply Voltage V _{CC}	±40VDC
Differential input voltage	
DC internal power dissipation	80W 1/
AC internal power dissipation (10kHz, 50% duty cycle)	160W 1/
Output short circuit duration	Continuous to ground
Storage temperature range	
Lead temperature (soldering, 60sec)	300°C
Junction temperature	
Common-mode input voltage	$\dots \pm V_{cc}$

1.2.5 Recommended operating conditions.

Supply voltage Range	± 34 VDC (see Table I)
Ambient temperature range	55°C to +125°C

1.2.6 Power and thermal characteristics.

	Case	Maximum allowable	Maximum
<u>Package</u>	outline	power dissipation	θ J-C
8-lead TO-3	Figure 1	80W	2.2°C/W
		with heat sink	with heat sink

2. APPLICABLE DOCUMENTS

2.1 The following documents form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510—Microcircuits, general specifications for.

STANDARD

MILITARY

MIL-STD-883—Test methods and procedures for microcircuits.

3. REQUIREMENTS

- 3.1 General. Burr-Brown uses production and test facilities and a quality and reliability assurance program adequate to assure successful compliance with this specification.
- 3.1.1 <u>Detail specifications.</u> The individual item requirements are specified herein. In the event of conflicting requirements the order of precedence will be the purchase order, this specification, and then the reference documents.
- 3.2 Design, construction, and physical dimensions.
- 3.2.1 Package, metals, and other materials. The packages, metal surfaces, and other materials are in accordance with MIL-M-38510.
- 3.2.2 Design Documentation. The design documentation is in accordance with MIL-M-38510.
- 3.2.3 Internal conductors and internal lead wires. The internal conductors and internal lead wires are in accordance with MIL-M-38510.
- 3.2.4 <u>Lead material and finish</u>. The lead material and finish is in accordance with MIL-M-38510 and is solderable per MIL-STD-883, method 2003.
- 3.2.5 Die thickness. The die thickness is in accordance with MIL-M-38510.
- 3.2.6 Physical dimensions. The physical dimensions are in accordance with paragraph 1.2.3 herein.
- 3.2.7 Circuit diagram and terminal connections. The circuit diagram and terminal connections are shown in Figure 2.
- 3.2.8 Glassivation. The microcircuit dice are glassivated.
- 3.3 <u>Electrical performance characteristics</u>. The electrical performance characteristics are specified in Table I and apply over the full operating ambient temperature range of -55°C to +125°C unless otherwise specified.

 $\label{eq:tau_A} \begin{tabular}{l} \begin{tabula$




FIGURE 2. Circuit Diagram and Terminal Connections.

TABLE~I.~Electrical~Performance~Characteristics. All characteristics at $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C, \pm V_{CC} = 34VDC~unless~otherwise~specified.$

			OPA501VM/883B		883B				
CHARACTERISTICS	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RATED OUTPUT 1/2/									
Output Current	lop	$R_L = 2.6\Omega, T_A = +25^{\circ}C$	-10		+10	* .		*	A
Continuous 3/	Vop	$R_L = 10k\Omega$	-30		+30			*	V
Output Voltage 3/	V _{OP}	I _o = 10A peak, 10kHz sine wave,							
		T _A = +25°C	-26	1	+26	-20		+20	V
DYNAMIC RESPONSE									
Bandwidth	BW	Unity Gain, Small Signal T _A = +25°C		1		- 1	*		MHz
Bandwidth	BW	Full Power $V_0 = 40Vp-p$, $R_L = 8\Omega$,							
		T _A = +25°C	10			*			kHz
Slew Rate	SR	$R_L = 6.5\Omega$	1.35			*		100	V/μs
INPUT OFFSET VOLTAGE		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \							
Initial Offset	Vio	T _A = +25°C	-5		+5	-10		+10	mV
Tempco	DVio	$[V_{10} (T_A) - V_{10} (+25^{\circ}C)] \div \Delta T$							
		-55°C ≤ T _A ≤ +125°C	-40		+40				μV/°C
		-25°C ≤ T _A ≤ +85°C				65		+65	μV/°C
Vs Supply Voltage	PSRR	$V_{CC} = \pm 10$, $V_{CC} = \pm 40$, $T_A = +25$ °C	-100		+100	*		*	μV/V
		$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	-200		+200	*		*	μV/V
INPUT BIAS CURRENT									
Initial	l ₁₈	T _A = +25°C			±20			±40	nA
		-55°C ≤ T _A ≤ +125°C			±35				nA
		-25°C ≤ T _A ≤ +85°C					,	±50	nA
Vs Supply				±0.02			±0.02		nA/V
INPUT DIFFERENCE									
CURRENT									
Initial	los	T _A = +25°C	1		±3			±10	nA
		$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			±7	'			nA.
		-25°C ≤ T _A ≤ +85°C			-		1	±7	nA
OPEN LOOP GAIN, DC	Avs	$R_L = 10k\Omega$	94			90			dB
INPUT IMPEDANCE	Z _{IO}			10			*		МΩ
	Z _{ICM}			250		1	*		MΩ

TABLE I. Electrical Performance Characteristics (cont).

				4501VM/8 4501VM	83B		4501UM/8 4501UM	383B	
CHARACTERISTICS	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT NOISE Voltage Noise Current Noise	e _n	f _n = 0.3Hz to 10Hz f _n = 10Hz to 10kHz f _n = 0.3Hz to 10hHz f _n = 10Hz to 10kHz		3 5 20 4.5			*		μV, p-p μV, rms pA, p-p pA, rms
INPUT VOLTAGE RANGE Common-mode Common-mode Rejection	V _{ICM} CMRR	Linear Operation $F = DC, V_{ICM} = \pm 22V$ $T_A = +25^{\circ}C$	 	5)		* 70 70			V dB dB
POWER SUPPLY Rated Voltage Operating Voltage Range Current, Quiescent	V _{cc}		±10	±34	±40 ±10	•	•	•	V V mA
TEMPERATURE RANGE Specification Storage			-55 -65		+125 +150	-25 *		+85 *	°C

^{*}Specification same as OPA501 "V" grade. NOTES:

3.4 <u>Electrical test requirements</u>. Electrical test requirements are shown in Table II. The subgroups of Table III which constitute the minimum electrical test requirements for screening, qualification, and quality conformance are specified in Table II.

TABLE II. Electrical Test Requirements.

	MODELS					
MIL-STD-883 REQUIREMENTS (HYBRID CLASS)	OPA501VM/883B	OPA501VM	OPA501UM/883B	OPA501UM		
Interim electrical parameters (Preburn-in) (method 5008)	1	1	1	1		
Final electrical test parameters (method 5008)	1*, 2, 3, 4, 5, 6, 7	1, 2, 3, 4, 5, 6, 7	1*, 2, 3, 4, 5, 6, 7	1, 2, 3, 4, 5, 6, 7		
Group A test requirements (method 5008)	1, 2, 3, 4, 5, 6, 7	-	1, 2, 3, 4, 5, 6, 7	<u> </u>		
Group C end point electrical parameters (method 5008)	1	·	1	_		

^{*}PDA applies to subgroup 1 for /883B Hi-Rel designator (see 4.3c).

TABLE III. Group A Inspection.

					LIN	IITS				
		MIL-STD-883 METHOD OR	CONDITIONS $\pm V_{CC} = \pm 34 \text{VDC}$ unless otherwise specified	OPA501VM/883B OPA501VM			OPA501UM/883B OPA501UM			
SUBGROUP	SYMBOL	EQUIVALENT		MIN	MAX	MIN	MAX	UNITS		
1	Vio	4001		-5	+5	-10	+10	mV		
$T_A = +25$ °C	I _{IB+}	4001		-20	+20	-40	+40	nA .		
	I _{IB} -	4001		-20	+20	-40	+40	nA		
	l _{io} .	4001		-3	+3	-10	+10	nA		
	+PSRR	4003	$-V_{cc} = 34VDC, +V_{cc} = 10 \text{ to } 40VDC$	-100	+100			μV/V		
	-PSRR	4003	$+V_{CC} = 34VDC, -V_{CC} = 10 \text{ to } 40VDC$	-100	+100	* *		μV/V		
	CMRR	4003	$V_{CM} = \pm 22V, F = DC$	80		70		dB		
	lcc+	4005	V _{CM} = 0, no load condition		+10			mA		
	Icc-	4005	V _{CM} = 0, no load condition	-10	la jar			mA		

^{1/} Package must be derated based on a junction-to-case thermal resistance of 2.2°C/W or a junction-to-ambient thermal resistance of 30°C/W.

^{2/} Safe Operating Area and Power Derating Curves must be observed.

^{3/} With ±R_{sc} = 0. Peak output current is typically greater than 10A if duty cycle and pulse width limitations are observed. Output current greater than 10A is not guaranteed.

TABLE III. Group A Inspection (cont).

					LIM	IITS		
SUBGROUP	MIL-STD-883 CONDITIONS METHOD OR +V ₀₀ = ±34VDC		CONDITIONS ±V _{CC} = ±34VDC	OPA501\ OPA501\		OPA501UM/883B OPA501UM		
	SYMBOL	EQUIVALENT	unless otherwise specified	MIN	MAX	MIN	MAX	UNITS
2	DV _{IO}	4001	[V _{IO} (+125°C) - V _{IO} (+25°C)] ÷ 100	-40	+40	-65	+65	μV/°C
T _A +125°C	l _{ine} .	4001	그러 하고 있는데 이번 시간 사람이 되었다.	-35	+35	-60	+60	nA
	l _{iB} -	4001		-35	+35	-60	+60	nA
	l ₁₀	4001		-7	+7	-20	+20	nA
	+PSRR	4003	$-V_{CC} = 34VDC$, $+V_{CC} = 10$ to 40VDC	-200	+200	*		μV/V
	-PSRR	4003	$+V_{CC} = 34VDC$, $-V_{CC} = 10$ to 40VDC	-200	+200	111 *1 20	3 . 	μV/V
	CMRR	4003	$V_{CM} = \pm 22V, F = DC$	76		70		dB
	lcc+	4005	V _{CM} = 0, no load condition		+10			mA
	lcc-	4005	V _{CM} = 0, no load condition	-10		*		mA
3	DV _{IO}	4001	$[V_{IO}(+25^{\circ}C) - V_{IO}(-55^{\circ}C)] \div 80$	-40	+40	-65	+65	μV/°C
$T_A = -55^{\circ}C$	I _{IB+}	4001		-35	+35	-60	+60	nA
	I _{IB} -	4001		-35	+35	-60	+60	nA
	lio	4001		-7	+7	-20	+20	nA
	+PSRR	4003	$-V_{cc} = 34VDC$, $+V_{cc} = 10$ to $+40VDC$	-200	+200	*	*	μV/V
	-PSRR	4003	$+V_{CC} = 34VDC$, $-V_{CC} = 10$ to 40VDC	-200	+200	*	*	μV/V
•	CMRR	4003	$V_{CM} = \pm 22V, F = DC$	76		70		dB
	lcc+	4005	V _{CM} = 0, no load condition	10.140.75	+10			mA
	lcc-	4005	V _{CM} = 0, no load condition	-10		*		mA
4	V _{OP} **	4004	I _O = 10A peak, 10kHz sine wave	-26	+26	-20	+20	V
$T_A = +25$ °C	lop**	4004	$R_L = 2.6\Omega$, 10kHz sine wave	-10	+10	* *	•	Α
	Avs	4004	$R_L = 10k\Omega$	94	5.15	90		dB
5	Vop	4004	$R_L = 10k\Omega$	-30	+30	*	. •	V
$T_A = +125$ °C	Avs	4004	$R_L = 10k\Omega$	94		90		dB
6	Vop	4004	$R_L = 10k\Omega$	-30	+30	*	*	V
$T_A = -55$ °C	Avs	4004	$R_L = 10k\Omega$	94		90		dB
7 T₄ = +25°C	SR	4002	$R_L = 6.5\Omega$	1.35		*		V/μs

^{*} Specification same as OPA501 "V" grade.

- 3.5 Marking Marking is in accordance with MIL-M-38510. The following marking is placed on each microcircuit as a minimum:
 - a. Part number (see paragraph 1.2)
 - b. Inspection lot identification code 1/
 - c. Manufacturer's identification (
 - d. Manufacturer's designating symbol (CEBS)
 - e. Country of origin
 - f. Electrostatic sensitivity identifier (Δ)
- 3.6 <u>Workmanship</u>. These microcircuits are manufactured, processed, and tested in a workmanlike manner. Workmanship is in accordance with good engineering practices, workmanlike instructions, inspection and test procedures and training, prepared in fulfillment of Burr-Brown's product assurance program.
- 3.6.1 <u>Rework provisions</u>. Rework provisions, including rebonding for the /883B product designation, are in accordance with MIL-M-38510.
- 3.7 <u>Traceability.</u> Traceability for the /883B product designation is in accordance with MIL-M-38510. Each microcircuit is traceable to the production lot and to the component vendor's component lot.
- 3.8 <u>Product and process change.</u> Burr-Brown will not implement any major change to the design, materials, construction, or manufacturing process which may affect the performance, quality or interchangeability of the microcircuit without full or partial requalification.
- 3.9 <u>Screening.</u> Screening for /883B Hi-Rel product designation is in accordance with MIL-STD-883, method 5008, class B, except as modified in paragraph 4.3 herein.

Screening for the standard model includes Burr-Brown QC4l18 internal visual inspection, stabilization bake, fine leak, gross leak, constant acceleration (condition A), temperature cycle (condition C), and external visual per MIL-STD-883, method 2009.

^{**} Performed in final electrical only.

^{1/} A 4-digit code, indicating year and week of seal, and a 4- or 5-digit lot identifier are marked on each unit.

For the /883B product designation, all microcircuits will have passed the screening requirements prior to qualification or quality conformance inspection.

- 3.10 Qualification. Qualification is not required. See paragraph 4.2 herein.
- 3.11 Quality conformance inspection. Quality conformance inspection, for the /883B product designation, is in accordance with MIL-M-38510, except as modified in paragraph 4.4 herein. The microcircuit inspection lot will have passed quality conformance inspection prior to microcircuit delivery.

4. PRODUCT ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures are in accordance with MIL-M-38510 and MIL-STD-883, method 5008, except as modified herein.
- 4.2 Qualification. Qualification is not required unless specifically required by contract or purchase order. When so required, qualification will be in accordance with the inspection routine of MIL-M-38510, paragraph 4.4.2.1. The inspections to be performed are those specified herein for groups A, B, C and D inspections (see paragraphs 4.4.1, 4.4.2, 4.4.3, and 4.4.4).

Burr-Brown has performed and successfully completed qualification inspection as described above. The most recent report is available from Burr-Brown.

- 4.3 <u>Screening.</u> Screening for the /883B Hi-Rel product designation is in accordance with MIL-STD-883, method 5008, class B, and is conducted on all devices. The following criteria apply:
 - a. Interim and final test parameters are specified in Table II.
 - b. Burn-in test (MIL-STD-883, method 1015) conditions:
 - (1) Test condition B or D
 - (2) Test circuit is Figure 3 herein for condition B
 - (3) $T_A = +125$ °C minimum
 - (4) Test duration is 160 hours minimum
 - c. Percent defective allowable (PDA). The PDA, for /883B product designation only, is 10 percent and includes both parametric and catastrophic failures. It is based on failures from group A, subgroup 1 test, after cool-down as final electrical test in accordance with MIL-STD-883, method 5008, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from preburn-in screening failures may be excluded from the PDA. If interim electrical parameter tests are omitted, all screening failures shall be included in the PDA. The verified failures of group A, subgroup 1, after burn-in are used to determine the percent defective for each manufacturing lot, and the lot is accepted or rejected based on the PDA.
 - d. External visual inspection need not include measurement of case and lead dimensions.




FIGURE 3. Test Circuit—Burn-in and Operating Life Test (Condition B).

- 4.4 Quality conformance inspection. Groups A and B inspections of MIL-STD-883, method 5008, class B, are performed on each inspection lot. Groups C and D inspections of MIL-STD-883, method 5008, class B are performed as required by MIL-STD-883. A report of the most recent group C and D inspections is available from Burr-Brown.
- 4.4.1 <u>Group A inspection</u>. Group A inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, and as specified in Table II herein.
- 4.4.2 Group B inspection. Group B inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B.
- 4.4.3 Group C inspection. Group C inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008, class B and as follows:
 - a. Operating life test (MIL-STD-883, method 1005) conditions:
 - (1) Test condition B or D
 - (2) Test circuit is Figure 3 herein for condition B
 - (3) $T_A = +125^{\circ}C$ minimum
 - (4) Test condition is 1000 hours minimum
 - b. End point electrical parameters are specified in Table II herein.
- 4.4.4 <u>Group D inspection.</u> Group D inspection consists of the test subgroups and LTPD values shown in MIL-STD-883, method 5008 and as follows:
 - a. End point electrical parameters are specified in Table II herein.
- 4.4.5 Inspection of packaging. Inspection of packaging shall be in accordance with MIL-M-38510.
- 4.5 <u>Methods of examination and test.</u> Methods of examination and test are specified in the appropriate tables. Electrical test circuits are as prescribed herein or in the referenced test methods of MIL-STD-883.
- 4.5.1 <u>Voltage and current</u>. All voltage values given, except the input offset voltage (or differential voltage) are referenced to the external zero reference level of the supply voltage. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING


5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Notes. The notes specified in MIL-M-38510 are applicable to this specification.
- 6.2 <u>Intended use.</u> Microcircuits conforming to this specification are intended for use in applications where the use of screened parts is required or desirable.
- 6.3 Ordering data. The contract or purchase order should specify the following:
 - a. Complete part number (see paragraph 1.2).
 - b. Requirement for certificate of compliance, if desired.
- 6.4 <u>Microcircuit group assignment.</u> These microcircuits are assigned to Technology Group I as defined in MIL-M-38510, Appendix E.
- 6.5 <u>Electrostatic sensitivity.</u> CAUTION—these microcircuits may be damaged by electrostatic discharge. Precautions should be observed at all times.

7. ELECTRICAL PERFORMANCE CURVES

Typical at $\pm 25^{\circ}$ C case and $\pm V_{CC} = 28VDC$ unless otherwise noted.



8. APPLICATION INFORMATION

8.1 Grounding. Because of the high output current capability of the OPA501/883B Series, the user is cautioned to observe proper grounding techniques. Figure 4 illustrates a recommended technique.

Note that the connections are such that the load current does not flow through the wire connecting the signal ground point to the power supply common. Also, power supply and load leads should be run physically separated from the amplifier input and signal leads.




FIGURE 4. Proper Power Supply Connections.

- 8.2 Supply bypassing. The OPA501 power supplies should be bypassed with $50\mu\text{F}$ tantalum capacitors connected as close as possible to pins 3 and 6. These bypass capacitors should be connected to the load ground rather than the signal ground.
- 8.3 <u>Current limits.</u> OPA501 amplifier is designed so that both positive and negative load current limits can be set independently with external resistors $+R_{SC}$ and $-R_{SC}$ respectively. The approximate value of these resistors is given by the equation:

$$R_{SC} = [(0.65 \div I_{LIMIT}) - 0.0437]$$
 ohms

ILIMIT is the desired maximum current in amperes. The power dissipation of the current limit resistor is:

$$P_{max} = R_{SC} (I_{LIMIT})^2$$
 watts

 R_{SC} is in ohms and I_{LIMIT} is in amperes.

Current limit resistors carry the full amplifier output current so lead lengths should be minimized. Highly inductive resistors can cause loop instability. Variation in limit with case temperature is shown in the Typical Performance Curves, paragraph 7.

The amplifier should be used with as low a current limit as possible for its particular application. This will minimize the chance of damaging the amplifier under abnormal load conditions and will increase reliability by limiting internal power dissipation.

The current limits may be used to generate other functions such as constant current supplies and torque or stall current limits for servomotor applications.

8.4 <u>Heat sinking.</u> The OPA501 requires a heat sink to limit output transistor junction temperature (T₁) to an absolute maximum of +200°C. The steady-state thermal circuit is illustrated in Figure 5.




FIGURE 5. Simplified Steady-State Heat Flow Model.

Junction temperature (T_J) is found from the equation:

$$T_{J} = P_{D} (\theta_{JC} + \theta_{CS} + \theta_{SA}) + T_{A}$$

where P_D = average amplifier power dissipation (W)

 θ_{JC} = junction-to-case thermal resistance (°C/W)

 $\theta_{\rm CS} = {\rm case\text{-}to\text{-}sink}$ thermal resistance (°C/W)

 $\theta_{SA} = \text{sink-to-ambient thermal resistance } (^{\circ}\text{C}/\text{W})$

 $T_A = ambient temperature (°C)$

For most heat sink calculations the quiescent power dissipation is very low (<1W) and can be disregarded with only a small error.

The maximum size heat sink can be found as follows:

Example: Find the maximum thermal resistance (smallest heat sink) that can be used for an OPA501 with $\pm V_{CC} = 28 \text{VDC}$. Output voltage is +10 VDC across a 10Ω resistor and ambient temperature is +50 °C:

$$\theta_{SA} = [(T_J - T_A) \div PD] - \theta_{CS} - \theta_{JC}$$

As large a heat sink as possible should be used. θ_{CS} depends on the flatness of the heat sink, the thermal compound used, and the roughness of the mating surfaces. Typical values are between 0.1°C/W and 0.3°C/W for TO-3 package properly mounted on a heat sink.

The OPA501 mounting flange is electrically-isolated and can be mounted directly to a heat sink without insulating washers or spacers.

The output transistor thermal resistance (θ_{JC}) is a function of the output current pulse width, pulse shape, and duty cycle. Long duration pulses allow the junction temperature to approach its steady state value while shorter pulses cause a lower peak junction temperature due to the junction's thermal time constant. Heat is conducted away from the junction rapidly so that as the duty cycle decreases, junction temperature decreases.

Steady state $\theta_{\rm JC}$ is rated at 2.2°C/W maximum. In applications where the amplifier's output current alternates between output transistors—for example, an AC amplifier—the transistor $\theta_{\rm JC}$ will depend on frequency as shown in Figure 6.




FIGURE 6. Effective θ_{JC} for Applications Where Output Current Alternates Between Output Transistors.

8.5 <u>Safe operating area (SOA)</u>. In addition to the limits imposed by power dissipation, the amplifier's output transistors are also limited by a second breakdown region. This occurs because of increased emitter current density due to current crowding at higher operating voltages. Both the dissipation and second breakdown limits depend on time and temperature. Figure 7 shows each output transistor's SOA at a case temperature of +25°C.




FIGURE 7. Transistor Safe Operating Area at +25°C Case Temperature.

Limits for short pulse widths are substantially greater than for steady state (DC). At a case temperature of ± 125 °C the SOA limits are reduced (see Figure 8). The SOA shown in these curves is based on a conservative linear derating of both the power dissipation and the second breakdown region.




FIGURE 8. Transistor Safe Operating Area at +125°C Case Temperature.

Resistive loads are easy to analyze by simply plotting load lines on the SOA curve. If the curve representing the load line stays within the OPA501 output transistor's SOA curve and all other parameters are observed, such as case temperature, etc., the amplifier will be safe. The load line can swing through the larger SOA limits if their time duration constraints are strictly observed.

Reactive loads present a more complex problem since the output voltage and current are not in phase. This results in the reactive load line becoming elliptical (when plotted on linear axes) which requires a larger SOA for safe operation.

Although detailed analysis is beyond the scope of this data sheet, the load line can be viewed on an oscilloscope as shown in Figure 9. The X-Y display is driven by the voltage across the load and by the current into the load. This setup can also display voltage and current stress across the OPA501 output transistors as shown in Figure 10. This data can then be compared to the SOA limits.

The amplifier is designed to operate with electromotive force generating loads such as servomotors, relays, and actuators. Careful attention must be paid to both the load characteristics and the amplifier's SOA to ensure safe operation.




FIGURE 9. Loadline Display.




FIGURE 10. Output Transistor Safe Operating Area Stress Display.

Figure 11 shows the OPA501 configured as a DC permanent magnet motor driver. The armature current (I_A) and motor voltage (V_M) are monitored by an oscilloscope in the X-Y mode. Slewing the motor with a 4Hz sine wave results in the motor power ellipse of Figure 12. The input level has been adjusted to give $\pm 20V$, peak across the motor. An examination of the power ellipse indicates that the instantaneous power delivered to the motor exceeds the amplifier's output transistors safe operating area at a case temperature of $+25^{\circ}C$. The point at which the motor shows 0V at -6.9A is a problem. The voltage across the output is 28V - 0V = 28V. Checking the SOA curve shows that the amplifier can safely withstand this condition for slightly under 5msec. At 4Hz this transient swing outside the DC SOA region is exceeded for much longer than 5msec. Continued operation under these conditions will result in device failure. Peak junction temperatures should not exceed $\pm 200^{\circ}C$. Perhaps a motor with a higher impedance winding should be considered for this application. Current limiting and lower supply voltage can also reduce dissipation.





FIGURE 11. Servomotor Amplifier.

Motors used in servo applications often require a surprisingly large current to accelerate quickly. Worst-case conditions occur when the motor is operating at full speed and is suddenly slammed into reverse ("plugging"). This condition is illustrated in Figure 13 when a DC servomotor is driven by a bipolar square wave. As the motor reverses direction, a large surge current flows, causing very-high peak power dissipation in the amplifier. After several time constants (determined by the inertia moment) the current drops to a lower steady-state value. Loading the motor increases the motor average power and amplifier dissipation. SOA curves should be checked for safe operation under these surge conditions.

The OPA501 current limits may be set to clip the high surge currents to a safe level. This is shown in Figure 14. Note that the current limit does limit the servomotor peak acceleration.

Inductive loads should be investigated for high peak transients generated by a collapsing magnetic field. Resistive damping can reduce this problem and although the amplifier has a substrate as part of the Darlington output transistor structure, external diodes are recommended for heavy clamping.

Fast diodes such as those normally used as rectifiers in switching power supplies are suitable.



190W Output Transistor 95W Power 47.5W Dissipation +10 +5 Α 0 -5 -10+10 ٧ 0 -10 PMI U12M4T Motor, No Load f = 4Hz, Square Wave ±V_{cc} = 28V, T_c = 25° A_V = +10

FIGURE 12. DC Servomotor Load Line.

FIGURE 13. Servomotor Drive—"Plugging".




FIGURE 14. Servomotor Drive With Current Limit.



PWR7XX Series

5W Rated Output Power REGULATED DC/DC CONVERTER SERIES

FEATURES

- Isolation Voltage Tested per UL544, VDE750, and CSAC22.2 Dielectric Withstand Requirement
- Barrier Leakage Current 100% Tested at 240VAC
- Single Channel
- Single or Dual Regulated Outputs


- Linear Output Regulation
- Wide Operating Temperature Range: -40°C to +100°C
- Input and Output Filtering
- Six-Sided Shielding

DESCRIPTION

The PWR7XX Series offers a large selection of regulated 5W DC/DC converters for use in such diverse applications as process control, telecommunications, portable equipment, medical systems, airborne and shipboard electronic circuits, and automatic test equipment.

Thirty-six models allow the user to select input voltages ranging from +5VDC to +48VDC and output voltages of +5, +12, +15, ± 5 , ± 12 , or ± 15 V.

Surface-mounted devices and manufacturing processes are used in the PWR7XX Series to give the user a device which is more environmentally rugged than most DC/DC converters. The use of surface-mount technologies also gives the PWR7XX Series superior isolation voltage. Each PWR7XX Series unit is tested in compliance with the dielectric withstand voltage requirements of UL544, VDC750, and CSAC22.2.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS(1)


	Nominal	Rated	Rated	Input	Current	Reflected	Regulation		
Model	Input Voltage (VDC)	Output Voltage (VDC)	Output Current (mA)	No Load, typ (mA)	Rated Load, typ (mA)	Ripple Current, typ (mA) p-p	Line, typ (%)	Load, typ (%)	Efficiency min (%)
PWR700	5	5	1000	168	1600	30	.02	.04	61
PWR701		12	417	168	1535	30	.02	.04	63
PWR702	18 18 18 18 18 18 18 18 18 18 18 18 18 1	15	334	168	1490	30	.02	.04	65
PWR703		±5	±500	168	1560	30	.02	.04	62
PWR704	1.5	±12	±209	168	1490	30	.02	.04	65
PWR705		±15	±167	168	1450	30	.02	.04	67
PWR706	12	5	1000	38	620	10	.02	.04	61
PWR707		12	417	38	550	10	.02	.04	63
PWR708		15	334	38	535	10	.02	.04	65
PWR709		±5	±500	38	640	10	.02	.04	62
PWR710		±12	±209	38	550	10	.02	.04	65
PWR711		±15	±167	38	535	10	.02	.04	67
PWR712	15	- 5	1000	35	510	10	.02	.04	61
PWR713		12	417	35	490	10	.02	.04	63
PWR714		15	334	35	470	10	.02	.04	65
PWR715		±5	±500	35	520	10	.02	.04	62
PWR716		±12	±209	35	480	10	.02	.04	65
PWR717		±15	±167	35	455	10	.02	.04	67
PWR718	24	5	1000	33	320	20	.02	.04	61
PWR719		12	417	33	305	20	.02	.04	63
PWR720		15	334	33	300	20	.02	.04	65
PWR721		±5	±500	33	330	20	.02	.04	62
PWR722		±12	±209	33	310	20	.02	.04	65
PWR723		±15	±167	33	305	20	.02	.04	67
PWR724	28	5	1000	33	280	20	.02	.04	61
PWR725		12	417	33	270	20	.02	.04	63
PWR726		15	334	33	260	20	.02	.04	65
PWR727		±5	±500	33	280	20	.02	.04	62
PWR728	1.5	±12	±209	33	270	20	.02	.04	65
PWR729		±15	±167	33	260	20	.02	.04	67
PWR730	48	5	1000	31	165	10	.02	.04	61
PWR731		12	417	31	160	10	.02	.04	63
PWR732		15	334	31	155	10	.02	.04	65
PWR733		±5	±500	31	165	10	.02	.04	62
PWR734		±12	±209	31	155	10	.02	.04	65
PWR735		±15	±167	31	155	10	.02	.04	67

COMMON SPECIFICATIONS(1)

Parameter	Conditions	Min	Тур	Max	Units
INPUT Voltage Range	V _{IN} = 5V Models V _{IN} = 12V Models V _{IN} = 15V Models V _{IN} = 24V Models V _{IN} = 28V Models V _{IN} = 48V Models	4.65 11.00 13.70 21.00 25.00 44.50		6 15 17 27 31 53	VDC VDC VDC VDC VDC VDC
ISOLATION Rated Voltage Test Voltage Resistance Capacitance Leakage Current	60 Seconds, 60Hz	1000 3000	10 170	25	VDC V _{PK} GΩ pF μA, rms
OUTPUT Voltage Accuracy Voltage Balance Temperature Coefficient Ripple and Noise	Dual Output Units Only -25°C ≤ T _A ≤ +85°C BW = DC to 10MHz		±0.5 ±0.3 ±0.01	±1	% % %/°C mV, p-p
TEMPERATURE Specification Operation Storage		-25 -40 -55		+85 +100 +125	င့် လူ

NOTE: (1) Specifications typical at $T_A = +25$ °C, nominal input voltage, and rated output current unless otherwise noted.

MECHANICAL



ABSOLUTE MAXIMUM RATINGS

Input Voltage 120%	6 of nominal
Output Short-Circuit Duration	
Internal Power Dissipation	3.5W
Lead Temperature (soldering, 10 seconds)	+300°C
Junction Temperature	+150°C
Package Thermal Resistance, Junction-to-Ambient, 8JA	15°C/W

APPLICATION NOTES

TESTING ISOLATION BARRIER CHARACTERISTICS

The insulation and spacings of the PWR7XX Series are 100% tested to meet the dielectric withstand requirements of UL544, paragraph 31. A 60Hz essentially sinusoidal potential is applied between the primary and secondary for a period of one minute. The potential used for this test is twice the maximum rated voltage plus 1000V. For the PWR7XX Series the test voltage is 3000V peak.

Dielectric withstand testing is intended to be done at the manufacturer's site only. This test will not be repeated. Exposing the dielectric material of the isolation barrier to repeated testing causes microscopic carbonizing of the dielectric, resulting in a weakened barrier. A low resistance path will eventually be created across the barrier.

PRESERVING ISOLATION CHARACTERISTICS

If intrinsic safety is required, care should be taken in the layout and assembly of the printed wiring board (PWB) to avoid degrading the isolation barrier of the PWR7XX. Precautionary measures include cleaning the PWB prior to installing the PWR7XX to prevent trapping contaminates under the unit. Use nonconductive spacers to keep the PWR7XX off the PWB. Use epoxy solder mask to isolate PWB conductive traces which must run under or close to the PWR7XX. In the layout of the PWB, avoid placing PWB traces under the unit. Do not use conductive inks on the PWB under the unit; e.g., inks used in inspection stamps or component identification marking.

OUTPUT POWER DISTRIBUTION

Figure 1 shows the recommended method of connecting multiple loads to the PWR7XX. Single-point power distribution prevents ground loops and interaction between parallel load circuits.




FIGURE 1. Recommended Power Distribution.

MEASURING NOISE

Measuring the input and output noise performance of a DC/DC converter is a very difficult task that should be attempted only in a controlled laboratory test environment due to extraneous noise sources.

Figure 2 illustrates two recommended methods for testing output voltage ripple and noise. Reflected input current ripple and noise should be measured with a high performance current probe. Measuring input current and noise into a "known" impedance with a voltage probe should be avoided.




FIGURE 2. Recommended Noise Measurement Methods.

PWR1017

Four-Channel, Dual-Output, Synchronizable UNREGULATED DC/DC CONVERTER

FEATURES

- Synchronizable
- All Outputs Isolated
- Output Power to 3W
- High Isolation Voltage—1000Vpk
- Six-Sided Shielding
- Input and Output Filtering
- Low Profile Package-0.4" High

APPLICATIONS

- Power for High Resolution Data Acquisition
- Precision Test Equipment
- Spot Regulator
- Process Control
- Portable Equipment
- Multiple Power Supplies

DESCRIPTION

The PWR1017 is a four-channel, dual-output unregulated DC/DC converter designed for low noise applications where high efficiency and switching synchronization are required.

Any unit whose slave pin is connected to another unit's master pin will cause the oscillators to lock together. The PWR1017 may also be driven from a system master clock. The free running switching frequency is 250kHz.


The PWR1017 has four isolated plus and minus output voltages approximately equal to the magnitude of the input voltage. It operates over an input voltage range of 10VDC to 18VDC. Rated output current for the PWR1017 is 25mA for all outputs.

Isolation voltage between the input and any of the four output circuits is 1000Vpk continuous. The same isolation specification applies between any of the four dual outputs.


Six-sided shielding suppresses electromagnetic radiation which could disturb sensitive analog measurements or interfere with system timing signals. Filtering the PWR1017 input and outputs minimizes the effects of electrical noise on the source and loads of the converter.

Each PWR1017 is tested in compliance with UL544, VDE750, and CSA C22.2 dielectric withstand specifications. In addition, barrier leakage current is 100% tested.

CONNECTION DIAGRAM



MECHANICAL



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

At $T_A = 25^{\circ}C$, $V_{IN} = 15VDC$, $I_{LOAD} = \pm 25mA$ and in free running mode unless otherwise noted.


			PWR1017		
PARAMETER	CONDITIONS	MIN	NORM	MAX	UNITS
INPUT		100			
Rated Voltage(1)			15		VDC
Voltage Range	, , , , , , , , , , , , , , , , , , ,	10		18	VDC
Input Current	I _{LOAD} = 0		70		. mA
	I _{LOAD} = Rated Load		285	350	mA
Ripple Current	I _{LOAD} = Rated Load	7	80		mA, p-p
ISOLATION	Ratings apply input-to-output				
	and channel-to-channel				* * * * * * * * * * * * * * * * * * *
Rated Voltage	Test: 60sec, 60Hz, 3000V, pk	1000			VDC
Resistance			10		GΩ
Capacitance			15		pF
Leakage Current	V _{ISO} = 240VAC, 60Hz		0.9	3	μΑ
OUTPUT					
Rated Voltage			±15		VDC
Voltage Range	I _{LOAD} = 0mA	±16	±16.5	±18	VDC
	I _{LOAD} = Rated Load	±14.25	+ 1	±15.75	VDC
Rated Current	Each output	±25			mA
	Total of all outputs	200			mA
Current Range	Each output	. 0		±40	mA
	Total of all outputs	0		500	mA ·
Line Regulation	10VDC < V _{IN} < 18VDC	Ì	1.16		mV/mV
Load Regulation	0 > I _{LOAD} > 25mA		12.5		mV/mA
Ripple Voltage	$I_{LOAD} = 0$		±10		mV, pk
	I _{LOAD} = Rated Load			±100	mV, pk
SYNCHRONIZATION(2)					
f _{sync} Range	V _{SYNC} > 6.4Vp-p	400		700	kHz
V _{SYNC} Range	400kHz < f _{SYNC} < 700kHz	6.4		36	V, p-p
Oscillator Output Fanout				2	Synch Inputs
V _{SYNC} , max	Max deviation from −V _{IN}			50	V
V _{SYNC} Duty Cycle		5	50	60	%
TEMPERATURE					
Specification		-25		+85	°C
Operating	1	-40		+100	°C
Storage		-55		+125	°C

NOTE: (1) Other voltages available on request. (2) Operating frequency (in sync mode) = fsync/2. Oscillator frequency (pin 4, free running) = 2 (f operation). Oscillator frequency (pin 4, sync mode) = fsync.


ABSOLUTE MAXIMUM RATINGS

Input Voltage 18VDC
Output Current 500mA
Output Short Circuit
Duration Momentary

ORDERING INFORMATION





Control Circuitry Block Diagram




NOTE: Care should be taken when the synchronization input pin is not used, in order to avoid the possibility of noise pick-up and false PLL locking. This could destroy the unit and/or any other units that are coupled to its synchronization output (pin 4). This protection may be accomplished by either tying the synchronization pin to $-V_{N_i}$ or clipping pin 1 off flush with the module surface. Tying pin 1 to $-V_{N_i}$ is preferred.


TYPICAL PERFORMANCE CURVES











TYPICAL PERFORMANCE CURVES (CONT)
















APPLICATIONS

TYPICAL OUTPUT CONNECTIONS




TYPICAL INPUT CONNECTIONS Single Rail Input Supply


The PWR1017 can be hooked up in a number of configurations for single input voltages. Each unit may become either a master or a slave. The most common configuration is with a single master and multiple slave units.



The PWR1017 may also be connected in series where the first unit can either be a master or a slave driven by the system clock.




Any combination of serial or parallel may be used.




Split Rail Input Supply

PWR1017s may be driven by a differential supply and still be synchronized together. Care should be taken not to exceed the 50V maximum deviation from any $-V_{IN}$.



Tha master pin is a buffered output designed to drive other slave inputs. In split rail applications it is recommended that the external oscillator drive only one unit and all others be driven from the master outputs of other PWR1017s.



APPLICATION NOTES

TESTING ISOLATION BARRIER CHARACTERISTICS

The insulation and spacings of the PWR1017 are 100% tested to meet the dielectric withstand requirements of UL544, paragraph 31. A 60Hz essentially sinusoidal potential is applied between the primary and secondary for a period of one minute. The potential used for this test is twice the maximum rated voltage plus 1000V. For the PWR1017 the test voltage is 3000V peak.

Dielectric withstand testing is intended to be done at the manufacturer's site only. This test will not be repeated. Exposing the dielectric material of the isolation barrier to repeated testing causes mciroscopic carbonizing of the dielectric, resulting in a weakened barrier. A low resistance path will eventually be created across the barrier.

PRESERVING ISOLATION CHARACTERISTICS

If intrinsic safety is required, care should be taken in the layout and assembly of the printed wiring board (PWB) to avoid degrading the isolation barrier of the PWR1017. Precautionary measures include cleaning the PWB prior to installing the PWR1017 to prevent trapping contaminates under the unit. Use nonconductive spacers to keep the PWR1017 off the PWB. Use epoxy solder mask to isolate PWB conductive traces which must run under or close to the PWR1017. In the layout of the PWB, avoid placing PWB traces under the unit. Do not use conductive inks on the PWB under the unit; e.g., inks used in inspection stamps or component identification marking.



PWR5038

2.75 Watts—Triple-Output DC/DC CONVERTER

FEATURES


- Isolation Voltage 500 VDC
- Barrier Leakage Current 100% Tested at 240VAC
- Low Cost
- Wide Operating Temperature Range
- . Input and Output Filtering
- · Six-Sided Shielding

DESCRIPTION

The PWR5038 offers a triple output 2.75W DC to DC converter for use in such diverse applications as process control, telecommunications, portable equipment medical systems, airborne and shipboard electronic circuits, and automatic test equipment.

This model gives the user an output voltage of +5 and ± 15 VDC with an input voltage of +5VDC.

Surface-mounted devices and manufacturing processes are used in the PWR5038 to give the user a device which is more environmentally rugged than most DC to DC converters. The use of surface-mount technology also gives the PWR5038 a low cost reflected in our low prices.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS


Specifications Typical at Ta = +25 deg C., nominal input voltage and rated output current unless otherwise noted.

PARAMETER	CONDITION	MIN	TYP	MSX	UNT
INPUT VOLTAGE RANGE CURRENT RIPPLE CURRENT	NO LOAD FULL LOAD FULL LOAD	4.75	5.00 150 60	5.25 1.0	VDC VDC mA A mA p-p
OUTPUT 1 VOLTAGE CURRENT ACCURACY	-25 to + 85 DEG C ILOAD 50 mA to 150 mA INPUT VOLTAGE 4.75 to 5.25 V DC to 10 MHz	4.75	5	150 5.25	VDC mA mV p-p
OUTPUT 2 VOLTAGE CURRENT ACCURACY	-25 to +85 DEG C I LOAD 33 mA to 67 mA INPUT VOLTAGE 4.75 to 5.25 V DC to 10 MHz	13.5	±15	67 16.5	VDC mA
ISOLATION VOLTAGE RESISTANCE CAPACITANCE LEAKAGE CURRENT	Viso = 240 VAC	500	10 45	5	VDC MΩ pF
TEMPERATURE SPECIFICATION OPERATION STORAGE		-25 -40 -55		+85 +100 +125	ပံ့ပံ့

ABSOLUTE MAXIMUM RATINGS

Input Voltage 120% × rated voltage
Output Short-Circuit Duration Momentary
Internal Power Dissipation 4W
Junction Temperature 2W
Package Thermal Resistance +150°C
Lead Temperature
(soldering, 10 seconds)+300°C

MECHANICAL





PWR5104 PWR5105

9W Rated Output Power REGULATED DC-TO-DC CONVERTER

FEATURES

- LOW COST
- LOW NOISE
- LINEAR OUTPUT REGULATION
- WIDE OPERATING TEMPERATURE RANGE: -40°C TO +100°C
- ±12VDC AND ±15VDC OUTPUTS
- INPUT AND OUTPUT FILTERING
- SIX-SIDED SHIELDING
- BARRIER LEAKAGE CURRENT 100% TESTED AT 240VAC


DESCRIPTION

The PWR5104 and PWR5105 offer respectively ±12VDC and ±15VDC ouputs of regulated 9W power driven from your +5V system bus. These units are designed for use in such diverse applications as process control, telecommunications, portable equipment, medical systems, airborne and shipboard electronic circuits, and automatic test equipment.

The PWR5104 and PWR5105 offer a low cost alternative to the models currently in the market. In addition these models utilize high frequency switching in order to maintain a low EMI and RFI environment. Both models incorporate input and

output filtering along with six-sided shielding to keep unwanted noise from your circuit.

Surface-mounted devices and manufacturing processes are used in the PWR5104 and PWR5105 to give you a device which is more environmentally rugged than most DC-to-DC converters. These manufacturing and design technologies also give superior isolation voltage. The PWR5104 and PWR5105 are tested in compliance with the dielectric withstand voltage requirements of UL544, VDC750, and CSAC22.2.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS

ELECTRICAL

Specifications typical at $T_A=\pm 25^{\circ}C$, nominal input voltage and rated output current unless otherwise noted.


		PV	VR5104/5	105	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT Nominal Voltage Voltage Range ⁽¹⁾ Input Current Input Current Ripple Current	No load Rated load At rated load	4.75	5.00 60 2400 5	5.25 2570	VDC VDC mA mA
OUTPUT PWR5104 Rated Voltage PWR5105 Rated Voltage Accuracy Voltage Balance Temperature Coefficient PWR5104 Rated Current PWR5105 Rated Current Ripple and Noise Line Regualtion Load Regulation Efficiency	-25°C to +85°C BW = DC to 10MHz	±375 ±300	±12 ±15 ±0.5 ±0.3 ±0.01 6 0.02 0.04 75	±1.0	VDC VDC % % %/°C mA mV,p-p %
ISOLATION Rated Voltage Resistance Capacitance Leakage Current GENERAL	240Vrms, 60Hz	750	10 50	15	VDC GΩ pF μA, rms
Switching Frequency TEMPERATURE Specification Operation Storage		-25 -40 -55	50	+85 +100 +125	°C °C °C

NOTE: (1) Other voltage ranges available. Contact factory.


ABSOLUTE MAXIMUM RATINGS

Input Voltage
Output Short-Circuit Duration 15 seconds
Internal Power Dissipation 4.0W
Lead Temperature (soldering, 10 seconds) +300°C
Junction Temperature+150°C
Package Thermal Resistance,
Junction-to-Ambient, θ _{JA}

MECHANICAL




TYPICAL PERFORMANCE CURVES



RELIABILITY

All Burr-Brown DC/DC converters are manufactured using stringent in-process controls and quality inspections. The customer may also choose one of two additional levels of screening to meet specific requirements.

The advanced reliability program is designed to reduce infant mortality, system rework, field failures, and equipment downtime.



APPLICATION NOTES

PRESERVING ISOLATION CHARACTERISTICS

If intrinsic safety is required, care should be taken in the layout and assembly of the printed wiring board (PWB) to avoid degrading the isolation barrier of the PWR510X. Precautionary measures include cleaning the 510X prior to installing the PWR510X to prevent trapping contaminates under the unit. Use nonconductive spacers to keep the PWR510X off the PWB. Use epoxy solder mask to isolate PWB conductive traces which must run under or close to the PWR510X. In the layout of the PWB, avoid placing PWB traces under the unit. Do not use conductive inks on the PWB under the unit; e.g., inks used in inspection stamps or component identification marking.

OUTPUT POWER DISTRIBUTION

Figure 1 shows the recommended method of connecting multiple loads to the PWR510X. Single-point power distribution prevents ground loops and interaction between parallel load circuits.




FIGURE 1. Recommended Power Distribution.

MEASURING NOISE

Measuring the input and output noise performance of a DC/DC converter is a very difficult task that should be attempted only in a controlled laboratory test environment due to extraneous noise sources.

Figure 2 illustrates two recommended methods for testing output voltage ripple and noise. Reflected input current ripple and noise should be measured with a high performance current probe. Measuring input current and noise into a "known" impedance with a voltage probe should be avoided.




FIGURE 2. Recommended Noise Measurement Methods.





SDM862 SDM863

16 Single Ended / 8 Differential Input 12-BIT DATA ACQUISITION SYSTEMS

FEATURES


- COMPLETE 12-BIT DATA ACQUISITION SYSTEM IN A MINIATURE PACKAGE
- INPUT RANGES SELECTABLE FOR UNIPOLAR OR BIPOLAR OPERATION
- THROUGHPUT RATES 8-BIT ACCURACY — 45KHz 12-BIT ACCURACY - 33KHz
- SELECTABLE GAINS OF 1, 10 and 100
- FULL MICROPROCESSOR COMPATIBLE INTERFACE
- GUARANTEED NO MISSING CODES OVER **TEMPERATURE**
- SURFACE MOUNT OR PIN GRID ARRAY **PACKAGE OPTIONS**
- FULL SPECIFICATION OVER 3 TEMPERATURE **RANGES**
 - 0 to +70°C
 - -25 to +85°C
 - -55 to +125°C

DESCRIPTION

The SDM862 and SDM863 are complete data acquisition systems housed in a hermetically sealed 1" square leadless chip carrier or a 1.1" square pin grid array. The small package outlines and low power consumption provide an ideal data acquisition solution where space is at a premium.

The devices comprise of an input multiplexer (SDM862 16 single-ended inputs, SDM863 8 differential inputs), instrumentation amplifier with selectable gains, sample/ hold amplifier and A/D converter with microprocessor interface and 3-state buffers.

The SDM862 and SDM863 will accept unipolar or bipolar voltage inputs in the range 0 to \pm 10V, \pm 5V and \pm 10V. For low level signals jumper-selectable gains of 10 or 100 can be applied. The number of input channels can be expanded by the addition of multiplexers. The microprocessor interface and the facility of the sample/hold amplifier being controlled directly by the A/D converter simplifies system integration.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

SPECIFICATIONS
ELECTRICAL At 25 °C, Vcc = ± 15V, Vpc =5V, external sample/hold capacitor of 4700pF.

MODEL	SDM86	2/SDM863	J, A, R	SDM8	62/SDM863	K, B, S		
	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
RESOLUTION			12			*	BITS	
INPUT								
ANALOG					Π	1		
VOLTAGE RANGES — Bipolar			±5,	± 10			V	
— Unipolar INPUT IMPEDANCE — On Channel		10 ¹⁰	0-	10			V	
INPUT IMPEDANCE — On Channel — Off Channel		10 ¹⁰			*		Ω	
INPUT CAPACITANCE — On Channel		20	1		*		pF	
- Off Channel		20			*		pF	
CMRR (20V, DC to 1KHz) CROSSTALK (20Vp-p, 1KHz) [1]	80	85 85	- 80	*	*		dB dB	
FEED THROUGH (AT 1KHz) [1]		- 85	-80		*	*	dB	
OFFSET (channel to channel) G=1 [2]		30	100		*	*	μV	
INPUT BIAS CURRENT/CHANNEL	+10	+11	5		*	*	nA V	
INPUT VOLTAGE RANGE [3]	-10	- 15		*	*		v	
DIGITAL					1			
MULTIPLEXER INPUT CHANNEL SELECT — Logic '1' (2V)		5	30		* * ,	*	μА	
— Logic '0' (0.8V)		5 0.2	30		*	*	μA nA	
S/H COMMAND — Logic '1' (2V) — Logic '0' (0.8V)		5	30		*	*	μA	
ADC SECTION — Logic '1' (2.4V)			10		1	*	μА	
— Logic '0' (0.8V)			10			*	μА	
TRANSFER CHARACTERISTICS								
ACCURACY				<u> </u>				
INTEGRAL LINEARITY [4]			± 0.024			± 0.012	% of FSR	
DIFFERENTIAL LINEARITY [4]			± 0.024		ļ	± 0.012	% of FSR	
GAIN ERROR [5] — G = 1 —G = 100		0.7 0.9	1		*		%	
UNIPOLAR OFFSET ERROR [5]		16			¥ :		mV	
BIPOLAR OFFSET ERROR [5]		50	1		*		mV.	
NOISE ERROR (MEASURED AT S/H OUTPUT) G=1		0.5	1 500		*	*	m∨ p-p	
DROOP RATE TEMPERATURE COEFFICIENTS — Unipolar Offset		50	500 20		*	15	uV/mS ppm of FSR/	
— Bipolar Offset		-	30			25	ppm of FSR/	
— Full-scale Calibration			60			35	ppm of FSR/	
SYSTEM TIMINGS								
ADC CONVERSION TIME		20	25		*	*	μS	
S/H APERTURE DELAY		50			* * ;		nS	
S/H APERTURE UNCERTAINTY		2	<u> </u>	<u> </u>	*		nS	
TIMING								
ACQUISITION TIME		5			*	14	μS	
(to 0.01% of final value for full scale step) THROUGHPUT (SERIAL MODE)		-	45					
(OVERLAP MODE)			30		1	*	μS μS	
OUTPUT				<u> </u>			1 7-3	
DIGITAL DATA			T	Γ	T	 	T	
OUTPUT CODES — Unipolar					GHT BINAF		•	
— Bipolar		I	BIPO	LAR OFFSI	ET BINARY	(BOB)		
LOGIC LEVELS — Logic 0 (sink = 1.6mA)	1 2 2 4		+0.4			* .	V	
Logic 1 (source = 500uA) LEAKAGE (DATA BITS ONLY), High-Z State	+2.4	0.1	+5	* .			V	
		0.1	1 +3	* :	*		μΑ	
POWER SUPPLY REQUIREMENTS	 		T		T	T		
RATED VOLTAGE, Analog (± Vcc) Digital (VDD)	14.25 4.75	15	15.75	*	*	*	VDC	
SUPPLY DRAIN, +15V	4./5	5 28	5.25 40	. *	*	*	VDC mA	
-15V		36	45	1	*	*	mA	
+5V		8	15		*	*	mA	
POWER DISSIPATION		1	1.4	<u> </u>	*	* * * * * * * * * * * * * * * * * * * *	WATTS	
TEMPERATURE RANGE					· · · · · · · · · · · · · · · · · · ·			
	1		1	1	1	1		
OPERATING TEMPERATURE RANGE				I		1		
JH, KH/JL, KL	0		70	*		*	°C	
	0 -25 -55		70 + 85 + 125	* *		* *	.c	

NOTES: [1] Measured at the sample and hold output. [2] Measured with all input channels grounded. [3] The range of voltage on any input with respect to common over which accuracy and leakage current is guaranteed. [4] Applicable over full operating temperature range. [5] Adjustable to zero using external potentiometer or select-on-test resistor. * Specification as per SDM862/863 J, A, R. NO MISSING CODES GUARANTEED OVER TEMPERATURE RANGE.

ABSOLUTE MAXIMUM RATINGS

+VCC TO ACOM	ANALOG INPUT SIGNAL RANGE + VCC + 20V TO - VCC - 20V DIGITAL INPUT SIGNAL 0.5V TO + VDD ACOM TO DCOM ± 1V
--------------	---


ANALOG TIMING SPECIFICATIONS


DIGITAL TIMING SPECIFICATIONS

PARAMETER	MIN	TYP	MAX	UNITS
MULTIPLEXER				
Switching time (between channels)		+1.5		μS
Settling time (10V step to 0.02%)		2.5		μS
Enable time 'ON' 'OFF'		1 0.25	2 0.5	μS μS
INSTRUMENTATION AMPLIFIER				
Settling time to 0.01% G=1 G=10 G=100		5 3 4	12.5 7.5 7.5	μS μS μS
Slew rate	12	17		V/µS
S/H AMPLIFIER				
Acquisition time (10V step to 0.01%) Aperture delay Hold mode settling time Slew rate		5 50 1.5 10		μS nS μS V/μS


SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
CONVERT MODE					
tdsc	Status delay from CE		100	200	nS
thec	CE Pulse width	50	30		nS
tssc	CS to CE setup	50	20		nS
thsc	CS low during CE high	50	20		nS
tsrc	R/C to CE setup	50	0		nS
thrc	R/C low during CE high	50	20		nS
tsac	Byte select to CE setup	0	0		nS
thac	Byte selected valid during CE high	50	20		nS
tc	Conversion line. 12 bit cycle	15	20	25	μS
	8 bit cycle	10	13	17	μS
READ MODE					
tdd	Access time from CE		75	150	nS
thd			35	100	nS
thi Output float delay		25	100	150	nS
tssr CS to CE setup		50	0	,50	nS
tsrr R/C to CE setup		0	0		nS
tsar Byte select to CE setup		50	25		nS
thsr	CS valid after CE low	0	0		nS
thrr R/C high after CE low		0	0		nS
thar	Byte select valid after CE low	50	25		nS
ths	Status delay after data valid	300	500	1000	пS

Note: Specifications are at +25°C and measured at 50% level of transition.





PIN CONFIGURATIONS



PIN DESIGNATION	DEFINITION	COMMENTS				
CH0 to CH15 CH0 to CH7 (+,-) (PINS 40 to 47, 54 to 61)	Channel Inputs	Analog Inputs (Total 16) for single-ended and differential operation. Unused inputs must be connected to analog common.				
MUX OUT+/AMP IN+ (PIN 65)	MULTIPLEXER "HI" OUTPUT	On the SDM862 this is the multiplexer output. On the SDM 863 it is the output of the positive selected inputs. It is connected internally to the positive input of the instrumentation amplifier.				
MUXOUT (PIN 67)	MULTIPLEXER "LO" OUTPUT	This pin is used on the SDM863 only. It should be connected to the negative input of the instrumentation amplifier.				
AMPIN (PIN 66)	Negative Input of Instrumentation Amplifier	On the SDM862 this should be connected to analog common. On the SDM863 i should be conencted to Muxout—(Pin 67).				
AMPOUT (PIN 1)	Output of instrumentation amplifier	This pin should be connected to the input of the S/H amplifier (Pin 39).				
AMP SENSE (PIN 68)	Output sense line of instrumentaiton amplifier	This pin will normally be connected direct to A input (Pin 1)				
AMP REF (PIN 2)	Reference for amplifier output	This pin will normally be connected to analog common. Care should be taken to minimise tracking and contact resistance to analog common to optimise system accuracy.				
S/H OUT (PINS 35/37)	Output of sample/hold amplifier	Two pins are provided to facilitate a guard ring around the hold capacitor pin. These pins should be connected to either ADC in (20V) or ADC in (10V) depending on the desired range.				
HOLD CAP (PIN 36)	Connection for hold capacitor on S/H amplifier	The tracking to the hold capacitor should be as short as possible and a guard ring employed using Pins 35 and 37.				
ADC IN (20V) ADC IN (10V) (PINS 21, 22)	Inputs to A/D convertor	Connect to S/H amplifier output. Use appropriate Pin for desired range.				
RG, G10, G100 (PINS 62, 63, 64)	Gain setting Pins on instrumentation amplifier	For Gain = 1, no connections For Gain = 10, connect G10 to RG. For Gain = 100, connect G100 to RG.				
REF OUT (PIN 26) 10V Reference voltage		This is the reference voltage for the A/D convertor.				
REF IN, BIP OFF (PINS 24, 23)	Reference input and offset input to A/D convertor	Connect trim potentiometers (or select-on-test resistors) to these pins for unipolar or biploar operation as shown in figure 4.				
S/H IN (PIN 39)	Input to sample/hold amplifier	Connect to amp out (Pin 1).				
MUX ENABLE (PIN 48)	Multiplex enable/disable	Logic '1' on this pin will enable a selected channel on the internal multiplexer. Logic '0' de-selects all channels.				
MUX ADD0 to MUX ADD3 (PINS 49 to 52)	Address inputs for channel selection	These address lines select a particular channel as specified in figure 2.				
S/H CONT (PIN 33)	Track/Hold control on S/H amplifier	Logic '1' holds an analog value for conversion by the A/D convertor. This line be controlled by the status (Pin 6) of the convertor to simplify external timing control.				
S/H COM (PIN 34) Reference for S/H logic control Conn		Connect to digital common				
D0 to D11 (PINS 7 to 18)	20 to D11 (PINS 7 to 18) 3-state digital outputs The 12 or 8-bit result of a conversion is available as output on LSB, D11-MSB).					
STATUS (PIN 6)	Status of A/D conversion	This output pin is at logic '1' while the internal A/D convertor is carrying out a conversion. This pin may be used to directly control the S/H amplifier.				
CE (PIN 28)	Chip enable	This input must be at logic '1' to either initiate a conversion or read output data (see figure 1).				
CS (PIN 31) Chip select		This input must be at logic '0' to either initiate a conversion or read output data (see figure 1).				
R/C (PIN 29) Read/convert		Data can be read when this Pin is logic '1' or a conversion can be initiated when this Pin is logic '0'. This Pin is typically connected to the R/W control line of a microprocessor—bases system (see figure 1).				
DATA MODE (PIN 30) Select 12 or 8 Bit Data		When data mode is at logic '1' all 12 output data bits are enabled simultaneous When data mode is at logic '0' MSB's AND LSB's are controlled by byte select (Pin 32).				
BYTE SELECT (PIN 32)	Byte address, short cycle	When reading output data, byte select at logic '0' enables the 8 MSB's. Byte select at logic '1' enables the 4 LSB's. The 4 LSB's can therefore be connect four of the MSB lines for inter-connection to an 8-bit bus. In start convert mologic '0' enables a 12-bit conversion while logic '1' will short cycle the convert to 8-bits (see figure 1).				
+15V(1), +15V(2) (PINS 3, 27)	Power Supply	Connect to +15V supply using decoupling as indicated in figure 5.				
-15V(1), -15V(2) (PINS, 4, 20)	Power Supply	Connect to -15V supply using decoupling as indicated in figure 5.				
A COM (1), A COM (2) (PINS 53, 25)	Analog common	Analog common connection. Note that a common (including digital common) should be connected together at one point close to the device.				
+5V (PIN 5)	Logic power supply	Connect to +5V digital supply line with decoupling as indicated in figure 5.				
ADC DCOM (PIN 19)	Reference for A/D convertor control lines	Connect to S/H commmon at one point close to device.				

CE	c s	R/Ĉ	DATA MODE	BYTE SELECT	OPERATION
0	X	X	X	Х	None
Χ	1	X	X	X	None
†	0	0	X	0	Initiate 12-bit conversion
†	0	0	X	1	Initiate 8-bit conversion
1	1	0	X	0	Initiate 12-bit conversion
1	1.	0	X	1	Initiate 8-bit conversion
1	0	1	X	0	Initiate 12-bit conversion
1	0	1	X	1	Initiate 8-bit conversion
1	0	1	1	X	Enable 12-bit output
1	0	11	0	0	Ebable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeros

FIGURE 1. CONTROL INPUT TRUTH TABLE

-FS + 1/2 LSB 000 TO 001 TRANSITION)	+FS - 1/2 LSB (FFE TO FFF TRANSITION)	1 LSB EQUALS
+ 0.0012V	+9.9963V	2.44 mV
-4.9988V	+4.9963V	2.44 mV
-9.9976V	+9.9927V	4.88 mV
	000 TO 001 TRANSITION) + 0.0012V -4.9988V	000 TO 001 TRANSITION) (FFE TO FFF TRANSITION) + 0.0012V +9.9963V -4.9988V +4.9963V

FIGURE 3. CODE TRANSITION RANGES




FIGURE 2. CHANNEL SELECT TRUTH TABLE






FIGURE 4. CALIBRATION ► +15V DC MUX 100μH 27 100nF 7 HOLD 36 10µF = CAP ₹4700pF (25) ► ANALOG COMMON (53) INA 100nF 10µF 4 100μΗ S/H → -15V DC + 5V DC 100μH ADC 100nF - 10μF (19) DIGITAL COMMON * CERAMIC DISC FIGURE 5. POWER SUPPLY CONNECTIONS AND RECOMMENDED DECOUPLING

P.G.A. MECHANICAL OUTLINE



L.C.C. MECHANICAL OUTLINE



ORDERING INFORMATION*

SDM 862 16 SINGLE ENDED INPUTS						8 DI	SDM 863 FFERENTIAL INPU	TS	
GRADE	68 PACI		ĄCCURACY	TEMP. RANGE	68 PIN GRADE PACKAGE			ACCURACY	TEMP. RANGE
	LCC PGA % FSR (DEG. C)		LCC	PGA	% FSR	(DEG. C)			
J K	L	н	±0.024 ±0.012	0—70 0—70	J K	L	н	±0.024 ±0.012	0—70 0—70
A B	L L	H	±0.024 ±0.012	-25 +85 -25 +85	A B	L L	H	±0.024 ±0.012	-25 +85 -25 +85
R S	L L	H	±0.024 ±0.012	-55 +125 -55 +125	R S	L	· н :Н	±0.024 ±0.012	-55 +125 -55 +125

*i.e. 16 single ended inputs in LCC with accuracy of 0.024% FSR and Temp Range of 0-70 Deg. C = SDM 862 JL.

NOTES

1. J, K, A, B Grades are burned in AT+85°C for a minimum of 48 hrs R.S. Grades are burned in

(18)

47 46

45 44

43 42

● ●

39 38

37 36

- AT+125°C for a minimum of 48
- 2. All units are supplied serialised and with a printout of their electrical test results (25°C).

SDM 862/863 evaluation board part number: PC 862/863-1 68 Pin L.C.C. Socket Part Number: MC 0068-1

WHY REINVENT AN OPERATOR INTERFACE?

Is your microprocessor-based equipment used or serviced by human beings? If so, you may be interested in a new line of operator interface terminals from Burr-Brown. The operator interface provides the way for an operator to setup and run equipment; it may also provide diagnostic/service access for a repairman.

For most new products, the operator interface is custom designed because no off-the-shelf product has been available which adequately addresses this need. This means that engineering resources are needed, which will place an additional demand on already limited manpower. The availability now of commercial/industrial operator interfaces allows companies to concentrate their resources in the area of their greatest expertise, and therefore, to get the best return on engineering investment.

Operator interfaces are used in a variety of equipment. There are numerous controller applications such as machine controllers, motor controllers, process controllers, HVAC controllers, programmable controllers, and motion controllers. Other applications include operator interface for instruments, test machines, data acquisition systems, weighing systems, imaging systems, and medical equipment.

Consider these issues when looking for an operator interface:

Display—Is it easily readable in your operating environment?

Keyboard—Is the tactile response appropriate for your needs? Can the keys be clearly marked for your application?

Operation—Will the units operate in a mode that is convenient in your application?

Communications—What interface do you need? RS-232C is a good choice for many applications. RS-422 is useful for distances of greater than 50 feet or for electrically noisy environments.

Package—Will the package fit into your equipment, aesthetically and physically? Is it easy to mount? Does the package need to be sealed?

Environment—Under what conditions must the unit operate?

Burr-Brown has recently introduced a line of operator interface terminals, the TM2500 and the TM2700, which uses standard ASCII communications. They are low cost, easy-to-use, easy-todesign-in units. In many applications it is no longer necessary to design an expensive longlead-time custom operator interface. These units provide a large liquid-crystal display with a wide viewing angle. The terminals go through an automatic self-test every time power is applied. The keyboard offers excellent tactile response, providing a numeric keypad, six user-programmable function keys, and six control keys. The function keys are back-lighted under host computer control. They can also be programmed to transmit any sequence of up to four characters. Each function key has a label area adjoining it so that the user can easily customize each key.

The terminals operate in one of three modes. In character mode, a character is transmitted as each key is pressed. The character may be echoed to the display as defined. In the block mode, all characters are internally buffered and displayed as keys are pressed. The entire line of data is then transmitted when the enter key is pressed. The polled mode is the third way to operate these units. In the polled mode, data is entered as in the block mode; however, the data is not transmitted until the host processor requests it. Another option in this mode is to assign each terminal an address so that a number of terminals may be committed to the same host interface line.


Other options include baud rate, line termination, turnaround delay, display viewing angle, hand check protocol, local echo, key repeat, and key click. All options are user selectable and stored in nonvolatile EEPROM.

The TM2500 is available with an RS-232C interface, while the TM2700 is provided with an RS-422 interface.

These microterminals provide an easy-to-use, offthe-shelf interface in many new equipment designs.



TM2500 TM2700



OEM MICROTERMINALS

BENEFITS/FEATURES

- MINIMIZES DEVELOPMENT TIME AND EXPENSE
- LARGE, HIGH CONTRAST 16-CHARACTER LCD DISPLAY
- 80-CHARACTER DISPLAY BUFFER
- SIX PROGRAMMABLE BACKLIT FUNCTION KEYS
- POSITIVE TACTILE FEEDBACK KEYBOARD
- EASILY CUSTOMIZED LABELS
- ADJUSTABLE VIEWING ANGLE

- NONVOLATILE CONFIGURATION STORAGE
- POWERUP SELF-TEST
- ALL OPTIONS USER-SELECTABLE

APPLICATIONS

- OPERATOR PANEL
- SERVICE/DIAGNOSTIC DEVICE
- DATA COLLECTION TERMINAL

DESCRIPTION

The TM2500/TM2700 are low cost, compact, industrial data entry and display terminals. They are designed to be used as operator panels, as well as service and diagnostic equipment. The terminals can also be used as a simple keyboard entry data collection terminal. The TM2500 and TM2700 are similar units, differing only in communications interface—RS-232C on the TM2500 and RS-422 on the TM2700.

Both terminals are lightweight, 10.5 ounces, and are enclosed within a $4.102'' \times 7.102'' \times 1.060''$ case. The terminals have six backlit programmable function keys. Space is provided to customize the keyboard

and function keys with company logos and function labels. The compact size of the TM2500/TM2700 makes them ideal for applications where space is at a premium.

The TM2700 is recommended for electrically noisy environments, multidrop applications, and where communication distances of more than 50 feet are required. Fifteen command sequences are used by the host to control these terminals. Burr-Brown's 25 years of experience in developing and producing OEM products has ensured that the design of the TM2500/TM2700 is focused on the needs of potential and existing customers.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

KEYBOARD

A numeric keypad with six programmable function keys is provided for operator input. The keys are widely spaced for ease of entry. The silicon rubber keyboard provides environmental sealing with good tactile feedback. A unique characteristic of the keyboard is that each function key is backlit. The backlighting is under host computer control to give maximum flexibility to the operator. The keyboard also features key click and key repeat functions. If an invalid key is pressed, the terminal responds with an audible tone.

DISPLAY

The display is a 16-character LCD with large, easy to read characters. An 80-character display buffer with scroll keys allows the operator to slide the 16-character window across the 80-character line. The high contrast display on the terminals provides sufficient alphanumeric display capability for most panel-mount applications.

CASE

The case for the TM2500/TM2700 is designed for either surface or recessed mounting. The keyboard and display are sealed in the ABS plastic case so that when properly mounted, the terminal is protected against dust and moisture.

SPECIFICATIONS

Display	16-character alphanumeric LCD
	with adjustable viewing angle
	0.38" (9.66mm) character height
Display Buffer	80 characters
Keyboard	Sealed molded silicon rubber
Scrolling Keys	Two, manual
	Numeric
	1,000,000 operations
Function Keys	Six, programmable, backlit
	Audible tone, flashing display,
	6 LEDs
Communications	TM2500—RS-232C,
	point-to-point; TM2700—RS-422,
	multidrop up to 32 terminals 5VDC or 7.5 to 10VDC at
	장이 아이에 아내라 아프로 프로그램 사람들이 모든 경기를 받는다.
	250mA max, TM2500
	350mA max, TM2700
	Character and block
	ire0°C to +50°C (32°F to 122°F)
Storage Temperature	20°C to +70°C
	$(-4^{\circ} \text{F to } + 158^{\circ} \text{F})$
Dimensions	$4.102'' \times 7.102'' \times 1.060''$
Weight	10.5 ounces
Mounting	Flush or surface mounted
	ist and moisture sealed ABS plastic

DSPlay™



The DSPlay product family is designed to assist those involved in the analysis of real-world signals by simplifying the implementation of digital signal processing (DSP). Typical applications include vibration analysis; process, medical and analytical instrumentation; audio, sonar and voice signal processing; and test or quality control applications.

The DSPlay Software Package transforms the IBM® PC/XT/AT or compatible into an easy-to-use DSP workstation, even for the nonexpert. DSPlay Software features a menu-driven interface with pull-up lists to process, analyze, and display real-world signals. Built-in editor functions make program development and modification simple; and, the package utilizes a concept familiar to the user for program development—the block diagram approach.

Each block represents a process function such as correlation, signal source, filter or FFT operation. Once the program is developed, *DSPlay* offers three different ways to view the data. The "Windows" display provides an overview of up to six signal windows. The "Active" display allows a concentrated examination of one signal window, and the "Landscape" display offers a comparison of signal frames by presenting a series in 3-D perspective.

DSPlay requires 512k bytes memory, one doublesided floppy drive, and an IBM color graphics board for operation.

The execution time of *DSPlay* Software may be enhanced by implementing *DSPlay* XL™. Using a powerful accelerator board, the software's performance is improved by two orders of magnitude (typically). Even higher performance improvements can be achieved in operations requiring numerous sequential calculations—for example, where large filters or transforms are processed frequently.

DSPlay XL is slated for introduction in the fourth quarter of 1987.


For more information about *DSPlay* products, contact the factory at 602-741-1155 or write DSP Marketing, Burr-Brown Corporation, 6550 S. Bay Colony, Tucson, AZ 85706.

DSPlay™, DSPlay XL™, Burr-Brown Corp.; IBM® IBM Corp.

STD BUS INDUSTRIAL I/O PRODUCTS


The Burr-Brown STD Bus products provide the most cost-effective tool for solving the application-oriented problems of process control and system integration.

The modularity and simplicity offered by this well-defined standard have led to the development of a complete line of STD Bus products. The line includes a disk controller and operating system, a Z80 CPU with onboard DMA, various memory boards, a 32-channel 12-bit A/D converter, two CRT controllers, an IEEE-488 interface card, and two types of discrete I/O cards.



DATA COMMUNICATIONS PRODUCTS





Burr-Brown Data Communications products provide the most cost-effective tool for solving the local data communications problems for industrial and institutional facilities.

Limited Distance and Fiber Optic Modems provide extension of RS-232 ports up to several miles. In addition, electrical isolation for wire units is provided by transformers and optical couplers, eliminating ground loops, equipment damage, and noise pickup. Surge suppression devices are internally mounted on all field inputs and outputs. The LDM422 serves as a Limited Distance Modem and as an RS-232-to-RS-422 converter with multipoint capability. It has two complete high speed transmit and receive channels for data and hand-

shake. It features 1000V isolation and surge protection.

Fiber optic modems offer the maximum in isolation and EMI/RFI immunity. The LDM80 is signal powered from RS-232 ports and transmits up to 3.5km at 19.2k bits per second. The LDM85 is a unique multipoint-capable modem with data rates to 5M bits per second.

Other products include:

- LDM35—Signal-Powered Limited-Distance Modem
- LDM70—High Speed Ruggedized Industrial Modem
- APA120—Personal-Computer-Based Protocol Analyzer.

NORTH AMERICAN SALES DIRECTORY

For Component Products

BURR-BROWN OFFICES AND SALES REPRESENTATIVES

ALABAMA

Rep, Inc. 205-881-9270 Huntsville, AL

ALASKA

Burr-Brown Corporation 206-455-2611 Bellevue, WA

ARIZONA

Burr-Brown Corporation 602-746-1111 Tucson, AZ

ARKANSAS

Burr-Brown Corporation 214-681-5781 Garland, TX

CALIFORNIA (Northern) Burr-Brown Corporation

408-559-8600 San Jose, CA

CALIFORNIA (Southern)

Burr-Brown Corporation 818-991-8544 Agoura, CA 805-496-7581 Agoura, CA 714-835-0712 Santa Ana, CA

CANADA

Allan Crawford Associates 416-890-2010 Mississauga, ONT

COLORADO

Burr-Brown Corporation 303-663-4440 Loveland, CO

CONNECTICUT

Burr-Brown Corporation 914-964-5252 Yonkers, NY

DELAWARE

QED Electronics, Inc. 215-643-9200 Spring House, PA

FLORIDA

Burr-Brown Corporation 305-740-7900 Orlando, FL 305-586-7162 Palm Beach, FL

GEORGIA

Rep, Inc. 404-938-4358 Atlanta, GA

HAWAII

Burr-Brown Corporation 818-991-8544 Agoura, CA

IDAHO

Burr-Brown Corporation 206-455-2611 Bellevue, WA

ILLINOIS

Burr-Brown Corporation 312-832-6520 Addison, IL

INDIANA

Burr-Brown Corporation 513-891-4711 Cincinnati, OH

IOW/

Rep Associates Corporation 319-373-0152 Marion, IA

KANSAS

BC Electronic Sales, Inc. 913-342-1211 Kansas City, KS 316-722-0104 Wichita, KS

KENTUCKY

Burr-Brown Corporation 513-891-4711 Cincinnati, OH

LOUISIANA (Northern)

Burr-Brown Corporation 214-681-5781 Garland, TX

LOUISIANA (Southern)

Burr-Brown Corporation 713-988-6546 Houston, TX

MAINE

Burr-Brown Corporation 617-273-9022 Burlington, MA

MARYLAND

Marktron, Inc. 301-628-1111 Hunt Valley, MD 301-251-8990 Rockville, MD

MASSACHUSETTS

Burr-Brown Corporation 617-273-9022 Burlington, MA

MICHIGAN

Burr-Brown Corporation 313-474-6533 Farmington, MI

MINNESOTA

Electronic Sales Agency, Inc. 612-884-8291 Bloomington, MN

MISSISSIPPI

Rep, Inc. 404-938-4358 Atlanta, GA

MISSOURI

BC Electronic Sales, Inc. 314-521-6683 St. Louis, MO

MONTANA

Aspen Sales, Inc. 801-467-2401 Salt Lake City, UT

NEBRASK

BC Electronic Sales, Inc. 913-342-1211 Kansas City, KS

NEVADA (Northern)

Burr-Brown Corporation 408-559-8600 San Jose, CA

NEVADA (Southern)

Burr-Brown Corporation 818-991-8544 Agoura, CA

NEW HAMPSHIRE

Burr-Brown Corporation 617-273-9022 Burlington, MA

NEW JERSEY

Burr-Brown Corporation 914-964-5252 Yonkers, NY

NEW MEXICO

Thorson Desert States, Inc.* 505-293-8555 Albuquerque, NM

NEW YORK (Metro Area)

Burr-Brown Corporation 914-964-5252 Yonkers, NY

NEW YORK

Advanced Components Corp. 315-653-6438 Clinton, NY 607-785-3191 Endicott, NY 315-699-2671 N. Syracuse, NY 716-544-7017 Rochester, NY 716-889-1429 Scottsville, NY

NORTH CAROLINA

Murcota Corporation 919-722-9445 Winston-Salem, NC

NORTH DAKOTA

Electronic Sales Agency, Inc. 612-884-8291 Bloomington, MN

OHIO

Burr-Brown Corporation 513-891-4711 Cincinnati, OH

OHIO (Northeastern)

K-T/DEPCO Marketing, Inc. 216-442-6200 Cleveland, OH

OKLAHOMA

Burr-Brown Corporation 214-681-5781 Garland, TX

OREGON

Burr-Brown Corporation 206-455-2611 Bellevue, WA

PENNSYLVANIA (Eastern)

QED Electronics, Inc. 215-643-9200 Spring House, PA

PENNSYLVANIA (Western)

K-T/DEPCO Marketing, Inc. 412-367-1011 Pittsburgh, PA

RHODE ISLAND

Burr-Brown Corporation 617-273-9022 Burlington, MA

SOUTH CAROLINA

Murcota Corporation 919-722-9445 Winston-Salem. NC

SOUTH DAKOTA

Electronic Sales Agency, Inc. 612-884-8291 Bloomington, MN

TENNESSEE

Rep, Inc. 615-475-4105 Jefferson City, TN

TEXAS (Northern)

Burr-Brown Corporation 214-681-5781 Garland, TX

TEXAS (Southern)

Burr-Brown Corporation 713-988-6546 Houston, TX

TEXAS (El Paso)

Thorson Desert States, Inc.* 505-293-8555 Albuquerque, NM

UTAH

Aspen Sales, Inc. 801-467-2401 Salt Lake City, UT

VERMONT

Burr-Brown Corporation 617-273-9022 Burlington, MA

VIRGINIA

Marktron, Inc. 301-251-8990 Rockville, MD

WASHINGTON

Burr-Brown Corporation 206-455-2611 Bellevue, WA

WASHINGTON, D.C.

Marktron, Inc. 301-251-8990 Rockville, MD

WEST VIRGINIA

Burr-Brown Corporation 513-891-4711 Cincinnati, OH

WISCONSIN (Eastern)

Burr-Brown Corporation 312-832-6520 Addison, IL

WISCONSIN (Western)

Electronic Sales Agency, Inc. 612-884-8291 Bloomington, MN

WYOMING

Aspen Sales, Inc. 801-467-2401 Salt Lake City, UT

^{*} Microcircuits only.

INTERNATIONAL SALES DIRECTORY

BURR-BROWN OFFICES

Burr-Brown Overseas Marketing 1 Millifield House Woodshots Meadow, Watford Hertfordshire, England WD1 8YX Telephone (0923) 2-46759 Telex 922481 Teletax 44-923-33979

Burr-Brown International Publications and Distributors Co. P.O. Box 7735
1117 ZL Schiphol-oost
The Netherlands
Telephone 020 470 590
Telex 13024

Burr-Brown Ltd. (Scotland manufacturing facility) Simpson Pkwy., Kirkton Campus Livingston, West Lothian EH54 7BH Telephone 0506-414 445 Telex 727484 AUSTRIA Niederlassung Osterreich Burr-Brown Research Gesm.b.H. Senefeldergasse 11 A-1100 Wien Telephone 0222/62 63 71 Telex 134777

BELGIUM Burr-Brown International B.V. Avenue Cogheniaan 118 B/1180 Bruxelles Telephone (02) 347-44-30 Telex 62805

FRANCE
Burr-Brown International S.A.
18 Avenue Dutartre
F-78150 LeChesnay
Telephone (013) 954-3558
Telex 842 6963 72F

ITALY Burr-Brown International S.r.I. Via Zante, 14 20138 Milano Telephone (02) 506 52 28 Telex 316246 JAPAN Burr-Brown Japan Ltd. Natural House Building 14-15, 6-chome, Akasaka Minato-ku, Tokyo Telephone (03)586-8141

Osaka: Telephone (06)305-3287

NETHERLANDS Burr-Brown International B.V. P.O. Box 7735 1117 ZL Schiphol-oost Telephone 020-470590 Telex 13024

SWEDEN Burr-Brown International AB Kanalvägen 5 194 61 Upplands Väsby Telephone 0760-93010 Telex 14489

SWITZERLAND Burr-Brown AG Weingartenstr. 9 CH-8803 Rueschlikon/Zürich Telephone (01)724-0928 Telex 845 826 523 UNITED KINGDOM Burr-Brown International Ltd. 1 Millfield House Woodshots Meadow, Watford Hertfordshire, England WD1 8YX Telephone 923-233837 Telex 922481 Telefax 0923-33979

WEST GERMANY Burr-Brown International GmbH Weidacher Strasse 26 D-7024 Filderstadt 1 Telephone 0711/70 10 25 Telex 177111257

Bremen: Tel. 0421/25 39 31

Düsseldorf: Tel. 02154/84 45

Erlangen: Tel. 09131/42728

Frankfurt: Tel. 06061/71564

München: Tel. 089/61 77 37

SALES REPRESENTATIVES

AUSTRALIA

Kenelec (AUST) Pty. Ltd. 48 Henderson Road, Clayton Victoria, 3168 Telephone (03) 560 1011 Telex 35703

CANADA

Allan Crawford Associates 5835 Coopers Avenue Mississauga, Ontario L4Z 1Y2 Telephone (416) 890-2010 Telex 06-961234

DENMARK

MER-EL A/S Ved Klaedebo 18 DK-2970 Hoersholm Telephone 010-45-2572299 Telex 37360 Telefax 010-45-2572299

FINLAND

Perel Oy Kehäkuja 6 SF05830 Hyvinkää 3 Telephone 010-358-14-21600 Telex 15117 PEREL SF

GREECE

Macedonian Electronics, S.A. PO Box 10240 54249 Thessaloniki Telephone 010-30-31-306800/1 Telex 412584

HONG KONG

Schmidt & Co. (HK) Ltd. 18th Floor, Great Eagle Centre 23 Harbour Road, Wanchai Telephone 5-8330222 Telex 74766 SCMCHX

HUNGARY

Siex Elektronikelemente GmbH Marlenbader Str 42 Postfach 1365 D-8502 Zirndorf West Germany Telephone 911 60 7014 Telex 623486 Telefax 0911 608862

NDIA

Oriole Services & Consultants PVT Ltd. P.B. No. 9275 4, Kurla Industrial Estate Ghatkopar, Bombay 400 086 Telephone 010-91-22-5133973/4/5 Telex 953 011-72102

ISRAEL

Racom Electronics Co. Ltd. P. O. Box 21120 Tel-Aviv 61210 Telephone 010-972 03 491922 Telex 33808 Telefax 011-972-3491576

REPUBLIC OF KOREA

Oyang Corporation Sun Jin Building 164, Ankuk-Dong Chongro-ku, Seoul Telephone 732-8031 Telex 22679

NEW ZEALAND

Northrop Instruments & Systems Ltd. Private Bag, 12 Kent Street New Market, Auckland Telephone 856-658 Telex 3380

NORWAY

Hefro Elektronikk A/S Haavard Martinsensvei 19 Postbox 6, Haugenstua N-0915 Oslo 9 Telephone 010-47-2-107300 Telex 76205

PORTUGAL

Telectra, S.A. Rua Rodrigo da Fonseca, 103 P.O. Box 2531 1113 Lisboa Codex Telephone 010-351-1-686072 Telex 42827

SINGAPORE

Microtronics Assoc. PTE LTD 8 Lorong Bakar Batu 03-01 Kolam Ayer Ind. Park, 1334 Telephone 748-1835 Telex 34929

SOUTH AFRICA

Advanced Semiconductor Devices (PTY) Ltd. P.O. Box 2944 Johannesburg 2000 Telephone 802-5820 Telex 960 4-28201

SPAIN

Unitronics, S.A.
Torre de Madrid
(Planta 12, Oficina 9)
Madrid 28008
Telephone 010-34-12425204
Telex 46786
Telefax 010-341-2484228

TAIWAI

Alpha Precision Instr. Corp. 2nd Floor, Express Building 56-1 Nan King E. Road, Sec. 4 Taipei, R.O.C. Telephone (02) 7528237 Telex 25138

TURKEY

Burc A/S P.O. Box 39 Bankanliklar, Ankara Telephone 010-90-41-250300/2 Telex 43430

YUGOSLAVIA

Elektrotehna Ljubljana TOZD Elzas Titova 81 Ljubljana 61000 Telephone 010-39-61-318-663/329-745 Telex 31767

